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ABSTRACT
Analysis and Design of Low Power CMOS Ultra Wideband Receiver
by
Abdul Bhuiyan
Dr. Henry Selvaraj, Examination Committee Chair
Professor of Electrical and Computer Engineering
University of Nevada, Las Vegas, 2009
This research concentrates on the design and analysis of low power ultra
wideband receivers for Multiband Orthogonal Frequency Division Multiplexing systems.
Low power design entails different performance tradeoffs, which are analyzed.
Relationship among power consumption, achievable noise figure and linearity
performance including distortion products (cross-modulation, inter-modulation and
harmonic distortion) are derived. From these relationships, circuit design proceeds with
allocation of gain among different sub circuit blocks for power optimum system.
A power optimum RF receiver front-end for MB-OFDM based UWB systems is
designed that covers all the MB-OFDM spectrum between 3.1 GHZ to 9.6 GHZ. The
receiver consists of a low-noise amplifier, down-converter, channel select filter and
programmable gain amplifier and occupies only 1mm2 in 0.13um CMOS process.
Receiver consumes 20 mA from a 1.2 V supply and has the measured gain of 69db, noise
figure less than 6 dB and input IIP3 of -6 dBm.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
Wireless connectivity products in both home and office are playing a significant
role in today’s communication system. The most popular communication gadgets include
black-berry, cellular telephone and wireless local area network (WLAN) peripherals, etc.
Wireless connectivity products mentioned above strive to provide information access “at
any place any time” but at low data rate. Consumer demand for higher data is increasing
as the popularity of wireless connectivity products increases. Wireless networks beyond
3G would make higher data rate connectivity possible in near future. The phenomenal
development in wireless technology in recent years would usher in a new era of
ubiquitous network enabling “everybody and everything at any place any time”.
Current dominant wireless network technology include wireless wide area
network (WWAN), wireless local are network (WLAN) and wireless personal area
network (WPAN). WWAN network can support data rate up to few million bits per
second (MBPS) for a several mile wide area via both terrestrial and satellite links. Wimax
is a promising WWAN technology that can provide high data rate communication.
However, high power consumption and high installation cost are the major impediments
to WWAN.
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WLAN, which gained tremendous popularity in broadband internet connection in
recent years, has the potential to provide raw data rate up to 54 MBPS. The most popular
WLAN solution Wifi (IEEE 802.11 a/b/g) gained tremendous commercial success but its
use is limited in low power applications. Similar to WWAN, WLAN is very power
hungry as the network is designed for relatively long range (over 100 ft) [2].
WPAN, on the other hand, tend to be low power as the network coverage is
reduced to only a few feet. Dominant WPAN technologies include Infraredcommunication, Bluetooth and Zigbee [3]. Infrared communication can support low data
rate in line of sight communication while Bluetooth and Zigbee can offer raw data rate of
3 MBPS and 1 MPBS respectively in non line of sight communication. However, data
rates of these technologies are significantly short of the rates needed for the following
applications in short range communication [4]:
1. High-speed cable replacement, including downloading pictures from
digital cameras to PCs and wireless connections between DVD players
and projectors.
2. Wireless replacement for Universal Service Bus (USB) connections for
computers and peripherals in home and office environments.
3. Wireless video projectors and home entertainment systems with wireless
connections between components.
4. Coexistence and networking of audio, still video, and motion pictures for
fixed and portable low-power devices.
5. Home network of audio and video with internet gateway.
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6. Multimedia wireless distribution system for dense user environments, such
as multi-tenant units/multi-dwelling units.
7. Office, home, auto, and wearable wireless peripheral devices.
As these applications would require data rate in the range of several hundred
MBPS, interest in ultra-wideband (UWB) grew since UWB based system can meet the
demand of high data rate in a power and cost efficient manner. Furthermore, UWB offers
greater immunity against multipath environment and in-band jammers, making it
attractive for high data rate indoor communication.
UWB band spans a very large unlicensed spectrum (7.5 GHZ) from 3.1 – 10.6
GHZ, with an average power level of only -41.3 dBm / MHZ [5]. Although UWB
standard has not yet been adopted, three competing physical layer (PHY) standards are
proposed. First is the direct sequence ultra-wideband (DS-UWB) system, second is the
multi-band orthogonal frequency division multiplexing (MB OFDM – UWB) and third is
impulse radio based system (IR-UWB). The DS-UWB system transmits short duration
pulses with position or polarity modulation spreading signal bandwidth to few gigahertz.
The MB-OFDM UWB system subdivides the entire 7.5 GHZ bandwidth to fourteen 528MHZ sub-bands and performs orthogonal frequency division multiplexing (OFDM)
within each sub-bands and frequency hopping among the sub-bands. IR-UWB transmits
short duration pulses without using any carrier. Chapter 2 provides further details on
UWB.
Numerous technological challenges, which include efficient modulation, coding
techniques, wideband RF circuits and baseband ADC, continue to plagues widespread
adoption of UWB technology. The most challenging component at UWB PHY level is
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RF front ends (antenna, low noise amplifiers, power amplifiers and frequency
synthesizer) since these circuit components need to perform in a broad range of
frequency spectrum while consuming very little power and with little area overhead.
Traditional design methodology practiced in the era of narrow band can’t meet the
challenges of broadband system, thus new circuit topologies and design methodologies
are needed.

1.2 Research Goals
The goal of this research is to identify the design tradeoffs and develop design
methodology for RF front-ends for MB-OFDM UWB systems that operates in 3.1 10.6GHz bands.
Design flow follows a top-down approach: starting at the system level
specification and deriving specifications for the RF front–end circuits while taking
realistic antenna and baseband specification in cognizance. Finding a global optimum
design can be endless procedure since many of the RF front-end circuit’s power optimum
performance is cross-dependent. Therefore, design methodology involves finding power
optimum design within the assigned power budget while maintaining overall system
performance specifications. Furthermore, design methodology would be geared toward
submicron RF CMOS process, which is the technology of choice for low cost system. As
low cost system would also require elimination of both on and off chip passive
components, research would investigate design challenges in such low cost
semiconductor process. The research follows the steps as shown below:
1. Evaluate design tradeoffs for MB-OFDM UWB receiver RF front-end circuits.
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2. Find a methodology for the design of power optimum RF front-end circuits in
submicron RF CMOS submicron process.
3. Identify performance trade-offs in elimination of on and off chip inductors in
RF-front end circuits.
4. Design the front-end circuits to prove the validity of circuit design
methodology developed while meeting the overall system specifications.

1.3 Thesis Organization
Chapter 2 discusses fundamentals of wireless communication, propagation loss,
fading, receiver architectures, sensitivity linearity, and etcetera. These receiver attributes
are important for understanding communication system design presented in later
chapters. Chapter 3 gives a basic UWB communication background, such as data rate and
modulation scheme and an overview of OFDM and MB OFDM, which offers greater
flexibility in UWB system implementation.
Chapter 4 develops design methodology for low power MB OFDM UWB
receiver and highlights design trade-offs such as noise figure, linearity and distortion.
Accuracy of design theories developed is verified with the result of full system
simulation. Chapter 5 presents the CMOS technology used in this project and insights to
transistor modeling. Additionally, chapter discusses inductor and capacitor physical
implementation in CMOS and modeling parameters.
Chapter 6 focuses on different RF circuit blocks and performance tradeoffs
involved in designing low power and low cost design. Low cost implementation strives to
eliminate on or off chip inductors, which occupies large die or board area respectively.
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However, inductors are often necessary for input matching and filtering purpose.
Therefore, elimination must take into account system performance degradation. This
Chapter also presents the design of low power UWB receiver targeting UWB bandwidth
of 3.1GHZ to 9.6 GHZ in IBM 130 nm 8-RF CMOS technology. Receiver presented
consumes 240 mw at 1.2 V power supply, occupies 1 mm2 of die area and meets MBOFDM UWB systems specifications. Finally, chapter 7 concludes with the status of the
current work and future tasks.
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CHAPTER 2
WIRELESS COMMUNICATION FUNDAMENTALS
2.1 Introduction
The electromagnetic wave in wireless communication encounters various
impediments. These impediments include terrain and objects in the path of the
propagating electromagnetic wave, reflections, and distance between receiver and
transmitter. These impediments can alter the power of the electromagnetic wave at any
point in space. Following sections provide a brief overview of the wireless
communication.

2.2 Free Space Propagation and Path Loss
In an idealized wireless link where there are no reflection, scattering and
diffraction along the path between the transmitter and receiver, the relationship between
the received power PR and the transmitted power PT is given by Friis equation:

PR
= GT G R LP
PT

(2.1)

where LP is the path loss, GR and GT are the receiver and transmitter antenna gains
respectively. The path loss LP in free space is given as:

λ
LP =
4πd

2

c
=
4πdf
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2

(2.2)

where d is the distance between transmitter and receiver, f is the signal frequency, is the
signal wavelength and c is the speed of light in vacuum ( = 3 . 108 m/s). Above
mentioned Friis equation can only predict free space loss for line-of-sight communication
such as point-to-point radio link, satellite-to-satellite link, or earth-to-satellite link.
2.2.1 Multipath and Fading
Wireless communication between different end-users may encounter various
reflective, refractive and scattering objects as shown in Figure 2.1. As a result of these
reflections, scattering and diffractions, more than a single communication path between
the transmitter and receiver can be present at one time. These multiple signal paths create
phase delays in the transmitted signal, which can cause constructive or destructive
interference at the receiver. Therefore, total received signal power fluctuates and this
fluctuation caused by multipath is known as fading.

Figure 2.1 Typical indoor and outdoor wireless communication [36]
8

2.3

Receiver Architecture
Typical radio receivers down convert the modulated radio frequency (RF) signal

to baseband by multiplying received signal with a local oscillator (LO) signal.
Demodulator, usually a digital circuit, extracts the original information from the
baseband signal. To restore the original signal, receiver must provide signal of adequate
strength. As a result, receiver must provide enough gain to the received signal without
introducing any noise of its own. Furthermore, receiver should spread the gain over the
RF, IF and baseband stages to avoid instabilities. Receiver must also need to perform
channel selectivity to reject interfering signals. This can be accomplished by using
bandpass filter at the RF stage of the receiver and lowpass channel select filter at the
baseband of the receiver before demodulation. Following subsections present the two
most popular receiver architectures.
2.3.1

Heterodyne Architecture
The heterodyne architecture is the most commonly used architecture for

communication receiver. Figure 2.2 and Figure 2.3 presents the receiver architecture and
frequency transformation in the receiver. The first block in the receiver signal path is a
bandpass filter, which suppresses unwanted signals lying outside the RF band of interest.
A LNA amplifies the filtered signal with the minimum noise contribution. The mixer
multiplies the amplified RF signal with the local oscillator (LO) signal. An IF filter
performs channel selection and second mixer transform this signal to baseband.
Subsequent blocks perform further filtering, amplification and analog to digital
conversion for digital modulator to successfully detect the original transmitted signal.
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Figure 2.2 Heterodyne Receiver Architecture

Figure 2.3 Frequency Transformation of Heterodyne Receiver
2.3.2

Direct Conversion Architecture
A direct conversion or zero-IF receiver, illustrated in Figure 2.4, eliminates the IF

stages present in heterodyne architecture by setting the local oscillator signal to the same
frequency as the desired RF signal. Thus, this architecture directly converts RF signal to
baseband as shown in Figure 2.5.
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Figure 2.4 Direct Conversion Receiver Architecture

Figure 2.5 Frequency Transformation of Direct Conversion Receiver
2.4

Receiver Performance
Different standardized metrics measure performances of a receiver. Following

subsections presents definitions of the performance metrics used to characterize a
receiver.
2.4.1

Noise Figure and Sensitivity
Noise figure. Noise factor measures degradation of the signal to noise ratio as it

passes through a component. The noise factor of a two-port network is as follows:
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SNRin
SNRout
where SNRin and SNRout are the signal-to-noise ratios at the input and output
F=

(2.3)

respectively. The noise figure (NF) is the noise factor expressed in decibel as given
below:
NF = 10. log

SNRin
= 10. log F
SNRout

(2.4)

In a typical wireless receiver, input signal travels through a cascade of different
components such as filter, LNA, and mixer. Each of these components progressively
degrades signal to noise ration. Noise factor of a cascaded system with n components
with each component having different noise factor and gain is given by:

F = F1 +

F2 − 1 F3 − 1
Fn − 1
+
+. . .+
G1
G1G2
G1G2 . . .Gn −1

(2.5)

where the subscripts refer to stages numbered sequentially from input to output.
Sensitivity. The sensitivity of a receiver is defined as the minimum signal level
that the receiver can detect. It depends on the thermal noise of the input source resistance,
the noise figure, the signal bandwidth and the required signal-to-noise ratio for signal
detection. The sensitivity is given by [22]:
Pmin( dBm ) = PRS ( dBm / HZ ) + NFdB + 10. log B + SNRmin( dB )
2.4.2

(2.6)

Linearity
The linearity of a receiver can be expressed in terms of 1 dB compression point

(CP). It is defined as the input signal level that causes small-signal gain to drop by 1 dB.
The DR can be expressed as the difference between the 1 dB CP and the minimum
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detectable signal (MDS) level. As shown in Figure 2.6, 1 dB CP limits the dynamic range
(DR) of the receiver. Note that 1 dB CP is the result of the small signal gain compression.

Figure 2.6 Definition of 1 dB compression point

DR = P1dB – MDS

(2.7)

In addition, large unwanted signals also compress the gain of the desired weak signal at
the receiver, limiting the dynamic range of the receiver.
2.4.3

Inter-modulation Distortion
Almost all system components exhibit non-linear characteristics. In most general

case, non-linear circuit response can be expressed in terms of Taylor series expansion:
y (t ) = α1 x(t ) + α 2 x 2 (t ) + α 3 x 3 (t )
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(2.8)

and considering two input signals with closely spaced frequencies and differing
amplitudes,

x(t ) = A1 cos ω1 (t ) + A2 cos ω2 (t )

(2.9)

the response of the non-linear system can be expressed as:

y (t ) = α1 ( A1 cos ω1 (t ) + A2 cos ω2 (t )) + α 2 ( A1 cos ω1 (t ) + A2 cos ω2 (t )) 2
+ α 3 ( A1 cos ω1 (t ) + A2 cos ω2 (t ))3
(2.10)
Expanded expression of the above equation reveals presence of frequency components
(m ω1 + n ω2 ), which are not present at the input and are known as inter-modulation
distortion. Discarding dc terms and harmonics, we obtain the following inter-modulation
(IM) products:

ω = ω1 ± ω2 : α 2 A1 A2 cos(ω1 + ω2 )(t ) + α 2 A1 A2 cos(ω1 − ω2 )(t )
3α 3 A1 A2
3α A A
cos(2ω1 + ω2 )(t ) + 3 1 2 cos(2ω1 − ω2 )(t )
4
4
2
2
3α 3 A1 A2
3α 3 A1 A2
cos(2ω2 + ω1 )(t ) +
= 2ω2 ± ω1 :
cos(2ω 2 − ω1 )(t )
4
4
= 2ω1 ± ω2 :

2

(2.11)

2

(2.12)
(2.13)

and the original signal components:

3
4

3
2

ω = ω1 , ω2 : (α1 A1 + α 3 A13 + α 3 A1 A2 2 ) cos ω1 (t )
3
3
3
2
= (α1 A2 + α 3 A2 + α 3 A2 A1 ) cos ω2 (t )
4
2

(2.14)
(2.15)

The IM products generated by a non-linear system can appear in the vicinity of ω1
and ω2 , when the difference between w1 and w2 is small, distorting the desired signal.
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Figure 2.7 Output spectrum of second and third order IM products

Equation 2.11 sows that third order IM product is proportional to A3. As a result,
IM product is small for small input but increases rapidly for large input compared to
linear product, which rises slowly for increasing input power. The hypothetical
intersection point, where first order power is equal to third order power, is called third
intercept point (IP3) as illustrated in Figure 2.8.

Figure 2.8 Definition of IIP3
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The spurious free dynamic range (SFDR) is defined as the maximum output signal power
for which power of the third order inter-modulation product is equal to the noise level of
the component. The relationship between IP3 and SFDR is as follows:
SFDR =

3
( IP3 − MDS )
2

(2.16)

where MDS is the minimum detectable signal. The third order intercept point of a
cascaded system is given by:
IIP3 =

1
1
G
G . . .Gn
+ 1 +. . .+ 1
IIP3,1 IIP3, 2
IIPn

(2.17)

where subscripts denote IIP3 and gain of the cascaded stages.
2.4.4

I/Q Mismatch
Most of the modern wireless systems use quadrature modulations. Therefore,

receiver needs to separate I and Q signals at the input. This is usually accomplished by
quadrature mixing by the shifted LO signals as shown in Figure 2.9. The mismatches in I
and Q signal paths and the phase shift error from nominal 90o between LO signals corrupt
the down-converted signal raising the bit error rate.

Figure 2.9 Quadrature generation
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With received signal Vin(t) = I(t) cos ωC (t) + Q(t) sin ωC (t), and amplitude and
quadrature phase imbalance of ∈ and µ, respectively, the baseband I and Q voltages are
given by [41]:
VI = I (t ) 1 +
VQ = I (t ) 1 −

ε
2

ε
2

cos
sin

θ
2

θ
2

− Q (t ) 1 +
+ Q (t ) 1 −

ε
2

ε
2

sin
cos

θ
2

θ
2

(2.18)
(2.18)

Above equations quantifies down-converted signal corruption due to phase and gain
mismatches. Figure 2.10 shows QPSK signal constellation affected by gain and phase
errors.

Figure 2.10 Effect of I/Q mismatch on QPSK signal (a) gain error, (b) phase error [22]
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CHAPTER 3
UWB COMMUNICATION BACKGROUND
3.1 Introduction
Wireless communication typically consists of a modulator at the transmitter and
demodulator at the receiver as shown in Fig. 3.1. Modulator at the transmitter converts
the low frequency baseband signal to higher frequency for transmission of the signal in
the air. Wireless transmission considerations include: (1) antenna size (higher the
frequency of transmission smaller the antenna); (2) channel characteristics; (3)
compliance of FCC for spectrum use.

Modulator
Baseband
Signal

Demodulator
Channel

Detected
Signal

Figure 3.1 Typical Communication Systems

Demodulator at the receiver performs the inverse operation of the modulator to
extract the original baseband signal with highest accuracy i.e. low distortion, noise, and
inter symbol interference (ISI).
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This chapter provides detailed background about UWB wireless communication
including channel capacity, modulation scheme, multi-path robustness etc. In addition,
we discuss multi-band orthogonal frequency division multiplexing in UWB based system
design.

3.2 Brief History of UWB Development
Ultra-wideband communications dates back to early 1900. The very first wireless
transmission, via the Marconi Spark Gap Emitter, created by the random conductance of
a spark was essentially a UWB signal since the instantaneous bandwidth of spark gap
transmissions vastly exceeded their information rate. However, the potential of large
bandwidth and the capability of multiuser systems provided by electromagnetic pulses
remained unexplored until 1960’s, when modern pulse-based transmission gained
momentum in military applications in the form of impulse radars [6].
Modern era in UWB began in the early 1960s as a result of the pioneering works
in time domain electromagnetic by Harmuth at Catholic University of America, Ross and
Robins at Sperry Rand Corporation, and van Etten at the United States Air Force (USAF)
Rome Air Development Center [8]. The core idea advanced by these pioneers is to
characterize linear, time-invariant (LTI) systems by the output response to the input
impulse excitation instead of conventional swept frequency response (i.e. amplitude and
phase measurement versus frequency) [7]. The output y(t) of LTI system to an input
excitation of x(t) is given by the well known convolution integral:
∞

y (t ) = h(τ ) x(t − τ )dτ
−∞
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(3.1)

,where h(t) is the impulse response of the system.
The major breakthrough in UWB communications occurred as a result of the
invention of sampling oscilloscope by Hewlett Packard in 1962 providing a method to
display and integrate UWB signals. In addition, above-mentioned invention also led the
way to develop simple circuits necessary for sub-nanosecond, baseband pulse generation.
A decade later, in 1972, the invention of a sensitive baseband pulse receiver by Robbins
led to the first patented design of a UWB communications system by Ross at the Sperry
Rand Corporation [8]. For the decades following Ross’s invention, UWB technology was
restricted to military and Department of Defense (DOD) applications under classified
programs such as highly secured communications.
Recent advancement in microprocessors and fast switching in semiconductor
technology has made UWB technology viable for commercial applications. As interest in
the commercialization of UWB has increased over the past several years, the FCC, in
2002, approved the First Report and Order (R&O) for commercial use of UWB
technology under strict power emission limits for various devices.

3.3 Bandwidth Property of UWB Signals
UWB transmits information using very short pulses requiring a very wide
instantaneous bandwidth. FCC defines UWB signal as a signal with minimum bandwidth
of 500 MHZ or a fractional bandwidth of at least 0.20 as measured from the -10db
emission point. Fractional bandwidth ( B f ) is defined as

Bf =

2( f h − f l )
( fh + fl )

(3.2)
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where
f h is the upper frequency measured -10 dB below peak emission point
f l is the lower frequency measured -10 dB below peak emission point

The Federal Communication Commission (FCC) allocated 7.5 GHz of unlicensed
spectrum bandwidth from 3.1 GHz to 10.6 GHz for UWB communications under strict
emission limit. Figure 3.2 shows spectral masks for indoor application.

Figure 3.2 Spectral Mask for Indoor Applications

As shown in Figure 3.2, UWB signals may be transmitted at power spectral
density (PSD) levels up to -41.3 dBm. This limit on emission allows coexistence of
existing 802.11a and WiMax users in the overlapping frequency bands. Figure 3.3 shows
spectral masks for outdoor application.
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Figure 3.3 Spectral Mask for Outdoor Applications

As shown in Figure 3.3, out of band outdoor UWB signals have higher attenuation than
indoor UWB signals to reduce interference of GPS signals centered at 1.6 GHZ to ensure
that GPS services can coexist with UWB system.

3.4 UWB Channel Capacity

As mentioned above, UWB occupies large instantaneous bandwidth. As a result,
UWB technology offers substantial increase in channel capacity, which can be perceived
from well-known Shannon'
s link capacity formula:

C = B. log 2 (1 + SNR

(3.3)

The link capacity is linearly proportional to the bandwidth and follows a logarithmic
relationship with the signal to noise ratio (SNR). Due to linear relationship between
channel capacity and bandwidth, a very small radiation power is needed to achieve high
data rate when the signal bandwidth is large. Compared to narrowband system, where
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high transmission power level is used to maximize data rate, UWB system maximize data
rate by transmitting signal over a large frequency range at low power level.

3.5 UWB Signal Shape

As stated above, UWB systems spreads the transmitted power over an extremely
large frequency band and thus have a very small transmitting PSD. The frequency
domain spectral content of a UWB signal depends on the pulse Waveform shape and the
pulse width. The most common UWB signals include Gaussian pulse, Gaussian
monocycle, Gaussian doublet, Raleigh monocycle and rectangular waveforms. “Gaussian
Waveforms” are the most popular choice for UWB communication because of the ease of
generation of sub-nanosecond Gaussian pulses. A generic Gaussian pulse shown in
Figure 3.4 is defined as
Pg (t ) = Ae

−

t

2

τ

(3.4)

where
A is the pulse amplitude in volts

τ

is the pulse width in seconds

t is the time in seconds
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Figure 3.4 UWB Pulse Shapes

Differentiation of Gaussian pulses once and twice leads to the generation of
Rayleigh monocycle and Gaussian monocycles respectively as shown in Figure 3.4. As
the order of differentiation increases, number of zero crossing points increases decreasing
bandwidth of the signal. PSD of the commonly used pulses is shown in Figure 3.5 below
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Figure 3.5 Spectrums of the UWB Pulses

3.6. UWB Modulation Schemes
Transmission of signal through a communication link requires modulation of the
pulses. Four most popular modulation techniques used for UWB communication are OnOff Keying (OOK), Pulse Position Modulation (PPM), Pulse Amplitude Modulation
(PAM) and Binary-phase shift keying (BPSK). However, BPSK modulation has a 3db
performance advantage over the OOK and PPM modulations.
3.6.1 Pulse Position Modulation (PPM)
PPM is a time-based modulation technique where delay of the pulse caries
information about the data. For a binary PPM method, data bit “1” is sent with time shift
added to the reference pulse while data bit “0” is sent without any time shift to the
reference pulse. Binary PPM is defined as

s (t ) =

∞
n = −∞

p (t − nT f − δbn )
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(3.5)

where bn ε {0,1} data bits
is the time shift
p(t) is the UWB pulse shape
Tf is the frame time.

Figure 3.6 PPM Modulation

The advantage of PPM is that it is an orthogonal signaling scheme and uses
independent pulses to carry information. Many positions can be used to increase the
number of symbols and hence we can have an M-array PPM. However, M-array PPM
suffers from inter-symbol interference (ISI) at higher data rates since multiple positions
are required for high data rate. Therefore, pulse data rate should be further lowered in
case of dense multipath environment to avoid further increase in bit errors due to overlap
of the data at the receivers. Performance of PPM in dense multipath is poor even with
low data rate. BER performance of PPM is given by

Pe = Q

Eb
N0

(3.6)

where

Pe is the Probability of error
Q is the Q-function
Eb is the average energy per bit (Joules)
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No is the noise energy spectral density at the detector (Joules/Hz)
3.6.2 On-off Keying (OOK)
In On-Off keying (OOK), the presence of a pulse defines “1” while the absence of
a pulse defines “0” as shown in Figure 3.7. OOK is defined as
∞

s (t ) =

bn (t − nT f )

(3.7)

n = −∞

where

s(t) is the UWB signal
bn ε {0,1} data bits
p(t) is the UWB pulse shape

Tf is the frame time.

Figure 3.7 OOK Modulations

Advantage of OOK is easy implementation since only one impulse generator is
needed but it has poor BER performance just like PPM. BER performance of OOK is
same as PPM and is given by

Pe = Q

Eb
N0

(3.8)
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3.6.3 Pulse Amplitude Modulation (PAM)
In PAM, amplitude of a transmitted pulse carries information about the data.
Power of the pulses defines the values of the data. For example, 8-array PAM uses eight
levels of pulse amplitudes to yield four bits. Two antipodal pulses define binary
amplitude modulation similar to BPSK.

Figure 3.8 PAM Modulations

3.6.4 Binary Phase Shift Keying (BPSK)
In BPSK, a positive pulse defines “1” and a negative pulse defines “0” as shown
in Figure 3.9 below. BPSK is defined as
∞

s (t ) =

bn (t − nT f )

(3.9)

n = −∞

where

bn 1, 1  data bits

Figure 3.9 BPSK Modulations
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Disadvantage of BPSK is that two pulse generator is required. However, BPSK
has better BER performance compared to PPM and OOK modulation for the same
average bit energy level. BER performance of BPSK is given by

Pe = Q

2 Eb
N0

(3.10)

3.7 UWB Signal Detection
Demodulator at the receiver performs the function of extracting the original data
information from the modulated pulse trains with highest level of accuracy while
reducing transceiver complexity. Typical receiver for UWB signal, which operates in
carrier-less fashion, is either autocorrelation or rake receiver.
Correlation receiver first performs the operation of match filtering of the
incoming waveform i.e. the incoming signal is matched with a waveform template and
the result is integrated. Optimal detection using matched filtering also known as coherent
detection requires phase synchronization between the carrier of received signal and
oscillator output at the receiver. Figure 3.10 illustrates optimum detection using a
correlator.

Figure 3.10 Optimum Signal Detection using a correlator [22]

Detected signal y(Tb) at the output of the correlator can be modeled as:
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y (Tb ) =

τ =Tb

x(τ ) p (τ )dτ

(3.11)

τ =0

Where,
x(τ ) is the input signal
p (τ ) is the known pulsed signal
UWB receiver performs correlation operation between the received signal and the
waveform template for each possible pulse position and the correlation results are sent to
the baseband for further processing. In absence of multiple access interference, the
received signal r (t) can be modeled as:
r (t ) = s (t ) + n(t )

(3.12)

where
s (t) is the transmitted monocycle
n(t) is the zero mean white Gaussian noise with power spectral density No/2.
UWB system employs coherent detector as coherent detector provides lower bit error rate
than do non-coherent counterpart [22].
3.8 UWB Spectral Efficiency
Detection of data at the receiver with certain bit error ratio requires certain level
of signal to noise ratio per bit,

Eb
. The following equation relates input signal to noise
No

ration (SNR), symbol rate, bandwidth, and corresponding

30

Eb
.
No

Eb BW
=
.SNRin
No
RC

(3.13)

where
BW is the signal bandwidth
RC is the symbol rate
BW
is the spectral efficiency
RC

We can infer from the above-mentioned relationship that larger input SNR would allow
Eb
E
. In addition, b also affects demodulator’s
No
No
E
signal detection efficiency i.e. higher b ratio lowers bit detection error at the receiver.
No

higher spectral efficiency for the same

Figure 3.11 shows the bit error rate (BER) performance of different modulation schemes
mentioned above.

Figure 3.11 BER for UWB Modulations
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As seen from the figure above, BPSK outperforms PPM and OOK at the expense
of complicated pulse generation circuit. Another commonly used parameter is processing
gain (PG), which is defined as the ration between input SNR and detector

Eb
. PG can
No

also be defined as the ratio of the channel symbol rate Rc, to the bit rate Rb:

PG =

RC
Rb

(3.14)

Direct sequence spread spectrum (DSSS) coding technique spreads information
bit over several pulses or chips to achieve higher processing gain. For example, if the
required PG is 20 dB, the system will require a hundred PN chips for each bit of data.
Consequently, the data rate is a function of pulse rate and processing gain.

Data _ Rate =

RC
Num _ PN _ chips

(3.15)

When the processing gain is unity, the data rate is equal to channel chip rate Rc. If Rc is
halved and input SNR remains fixed, the PG can also be halved as long as it is still larger
than unity so that the data rate remains the same. However, the pulse energy needs to be
increased by the same ratio in order to keep the same input SNR.
Figure 3.12 illustrates the relationship between input SNR and system throughput
for different modulation schemes for chip rate of 10MHZ in AWGN channel. As shown
on the figure, the data rate saturates as the input SNR goes higher than a certain level.
The reason is that PG is not needed beyond that point, where the optimal throughput is
achieved for that input SNR. However, UWB systems can achieve high data rate and high
processing gain simultaneously [4].
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Figure 3.12 SNR vs. Throughput for Different Modulation

3.9 UWB Multiple Access Techniques

Modulation and detection techniques described above enable communication
between a single receiver and a single transmitter. Network with multiple users requires
multiple access techniques. UWB based radio is well suited for multiple access
communication due to its large bandwidth. The two common multiple access schemes
employed with UWB are Time-Hopping UWB (TH-UWB) [9, 10] and Direct Sequence
UWB (DS-UWB) [11].
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In TH-UWB, unique time hopping codes are used to position each of the UWB
pulses within a given time frame of a particular bit. To support multiple access using THUWB, each user is assigned a unique time hopping sequence. In DS-UWB, the PN
spreading sequence is multiplied by an impulse sequence. To support multiple access
using DS-UWB, each user is assigned a unique PN sequence. In both TH-SS and DS-SS
one information bit is spread over various monocycles and requires processing gain for
signal detection at receiver.
Once data is modulated using either TH-UWB of DS-UWB techniques, different
transmission schemes can be used to broadcast the data. UWB transmission schemes can
be broadly categorized as either single carrier or multi-carrier types. Choice of
transmission scheme employed in UWB wireless network depends on the following
properties: robustness to multi-path fading and robustness to narrowband jammers.
3.9.1 Robustness to Multipath Fading

Multiple fades are always present as the UWB occupies a rather large bandwidth
from 3.1 - 10.6 GHz. In a single carrier transmission scheme, the digitally modulated
baseband signal is transmitted after it is up-converted using one carrier. At the receiving
end of the single carrier transmission, multi-finger RAKE receiver is usually employed to
counter the effects of multipath fading [12]. The number of fades the receiver can
experience over its entire bandwidth determines the number of RAKE fingers used.
Therefore, the complexity of the RAKE receiver rise significantly as the UWB system
spectrum can have large number of fades present [13].
In a multi-carrier transmission system, the modulated (such as QPSK) baseband
signal consists of multiple carriers. These modulated multiple carrier signal is up-
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converted prior to transmission. The multi-carrier transmission system can maintain link
even in the presence of frequency selective fade, which only remove a few subcarriers.
Robustness of single and multi-carrier system against fading is shown in Fig. 3.13.

Figure 3.13 Impact of fading on single carrier and multi-carrier transmission

3.9.2 Robustness to Narrowband Jammers

In UWB spectrum, various narrowband jammers such as 802.11a, WiMax and
marine radar are present. Single carrier system may not be able to maintain link quality in
the presence of high power jammers as it will overwhelm the desired signal. However,
multi-carrier systems are less susceptible to narrowband jammers as the jammers can
only cause selective data loss and error correction techniques can be implemented to
mitigate the loss of information.
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3.10 Orthogonal Frequency Division Multiplexing

Traditional multi-carrier system divides the spectrum into N non-overlapping subchannels and extra spacing between the sub-channels is introduced to reduce Inter
Symbol Interference (ISI), as shown in Fig. 3.14. As a result, loss of valuable spectrum
and drop in spectral efficiency occur.

Figure 3.14 Traditional Multi-carrier Transmission System

To increase the spectral efficiency of multi-carrier transmission systems,
orthogonal frequency division multiplexing OFDM [14] was proposed. In OFDM, a
multitude of sinusoids represents a baseband symbol. These sinusoids also bears
modulation pattern, such as Quadrature Phase Shift Keying (QPSK). Modulated baseband
signal is then up-converted and transmitted in bursts. Mathematically, this up-conversion
process is similar to multiplication of baseband symbol by a rectangular pulse. Since each
subcarrier is multiplied by a rectangular function in the time domain, the frequency
spectrum of each subcarrier looks like a Sinc function, as shown in Fig. 3.15.
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Figure 3.15 OFDM Sub-carrier Spectrum

As seen from Fig. 3.15, nulls in the spectrum occur at integer multiples of 1/Ts. Given
that all subcarriers have an integral number of cycles within the symbol time Ts, only one
subcarrier can peak at a time while other sub-carriers will have nulls. This is the property
that gives rise to the orthogonality of carriers. Spectrum of OFDM symbol, which
comprised of several sub-carriers, is shown in Fig. 3.16.

Figure 3.16 OFDM Symbol Spectrum

An OFDM symbol can be represented mathematically as

S (t ) = rect

t +ψ t
TS

N −1
n =0

Re{exp( j 2π ( f C + n∆f )t )}

where Ts is the symbol time period
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(3.16)

f C is the center frequency
∆f is the subcarrier spacing

N = total number of subcarriers
As mentioned above, OFDM, multi-carrier based system, offers robust
performance against multi-path fading and narrow band jammers. Furthermore, OFDM
also significantly reduces inter symbol interference due to orthogonality of the subcarriers. OFDM does have some disadvantages: susceptibility to frequency shifts and
Peak to average ratio.
Susceptibility to frequency shifts. As OFDM relies on orthogonality of subcarriers,

a frequency offset, caused by either by phase noise in frequency synthesizer or Doppler
shifts, in the subcarriers can cause the link to degrade. To mitigate the impact of phase
noise, OFDM receivers generally have very stringent phase noise requirements.
Mitigation of deleterious impact of Doppler shifts, which occurs due to relative speed of
receiver and transmitter, requires very careful system analysis.
Doppler shift on sub-carriers is as follows:

fD =

vr f C
cos α
C

(3.17)

where

f D = frequency deviation due to Doppler Effect
vr = relative speed of the transmitter and receiver
f C = center frequency of the subcarrier
C = speed of light

α = angle of the velocity vector
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Doppler effect changes the frequency of all the subcarriers by the same
percentage, which destroys the orthogonality of OFDM. Therefore, the relative speeds of
the transmitter and the receiver needs to be taken into account in allocating subcarrier
spacing. To avoid performance degradation by Doppler shifts, the subcarrier spacing
needs to be large and be carefully analyzed.
High peak to average ratio (PARR). OFDM system often has PARR in the range
of 10-20 dB. It means that average transmitted power is significantly lower to peak
transmitted power. As a result, power amplifier (PA) at the transmitter, which is the
highest power consuming circuit in transmitter, must be designed to handle those
infrequent high peak transmission requiring PA to operate significant back-off from the
maximum transmit power. In such PA usage, its efficiency tends to be very low.

3.11 UWB Multi-band OFDM
In the Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM)
version [5] of UWB technology, 128 orthogonal subcarriers, with a subcarrier spacing of
4.125 MHz, comprise 528 MHz wide OFDM signal as shown in Fig. 3.17. In addition,
each of these sub-carriers is modulated by Quadrature Phase Shift Keying (QPSK)
modulation technique to allow low resolution baseband analog-to-digital (A/D) and
digital-to-analog (D/A) converters (4-5 bits).
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Figure 3.17 MB-OFDM Symbol Spectrum

To enable operation of multi-user operation of UWB systems, the carrier hops
around in frequency. The carrier can hop to anyone of fourteen channels (2904 + 528n
MHz, n = 1, 2 . . . 14) as shown in Fig. 3.18. MB-OFDM frequency hopping interval
(symbol interval) is 312.5 nS with 9.47 nS guard interval for transmit/receive turnaround
time.

Figure 3.18 MB-OFDM band allocation

Fourteen channels also form sub-groups among them to allow faster
implementation of technology using only limited number of sub-groups. Furthermore,
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formation of different sub-groups allows flexibility to regulators to control spectrum
available for UWB devices, which can be programmed to avoid hopping to parts of the
spectrum that are not allocated for UWB. Sub grouping also facilitates easier
implementation of some parts of the hardware since the instantaneous bandwidth is only
528 MHz.
For all MB-UWB compliant devices, operation in Band Group 1 is mandatory. A
MB-OFDM system operating only in Band Group-1 only is known as Mode-1 systems.
To improve system’s robustness against multipath effects and interferences, band
hopping is employed within each mode of operation. Representative time frequency
interleaving for a Mode 1 system is shown in Fig. 3.19.

Figure 3.19 Time frequency interleaving of Mode-1 MB-OFDM system
Another benefit of MB-OFDM is that the instantaneous SNR of MB-OFDM is
high since the carrier hops at a fast rate, which allows instantaneous transmitted signal
power to be larger than the average power in a true wideband system.
The major challenge of MB-OFDM hardware implementation is the hardware
design since hardware needs to settle within 9.47 nS, which is the guard interval between

41

hopping. Synthesizer design, in particular, becomes complicated since the Phase Locked
Loop (PLL) has to switch frequency within 9.47 nS.

3.12 UWB Multi-band OFDM Specification
MB-OFDM will support high data rate at short distance. The target data rates and
distance of operation are summarized in Table 3.1. Timing related parameters are shown
in Table 3.2.

Table 3.1 Target data rate and range of MB-OFDM [5]
Bit Rate Distance
110 Mbps
10 m
200 Mbps
4m
480 Mbps
2m

Table 3.2 Timing parameters of MB-OFDM [5].

Parameter
Value
Nsd: Number of data Subcarriers
100
Nsdp: Number of defined pilot Carriers
10
Nsg: Number of guard subcarriers
12
De: Subcarrier spacing
122 (=NSD+NSDP+NSG)
Tfft: IFFT/FFT Period
242.42 ns (1/De)
Tzp: Zero pad duration
70.08 ns (=37/528 MHZ)
Tsym: Symbol internal
312.5 ns
MB-OFDM allows certain frequency hopping sequence within each sub groups to
support multiple pico-nets. Four Time Frequency Codes TFCs are available for Groups 1,
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2, 3 and 4 devices while only two TFCs are available for Group 5 devices. Table 3.3
shows the TFCs for a Group-1 only system.
Table 3.3 Time Frequency Codes of Group-1 MB-OFDM System [5]
TFC Hopping Sequence (Band ID)
1
123123
2
132132
3
112233
4
113322
For Groups 2, 3 and 4 systems, the Band ID should be replaced with numbers appropriate
for that group i.e. Band IDs 1, 2 and 3 for a Group-1 system should be replaced with
Band ID 4,5 and 6, for Group 2. PHY parameters of MB-OFDM are shown in Table 3.4.
Table 3.4 PHY parameters of MB-OFDM [5]
Data Rate (Mbps)
R
Conj Symmetry TSF GSPR CBS
53.3
1/3
Yes
2
4
100
80
1/2
Yes
2
4
100
110
11/32
No
2
2
200
160
1/2
No
2
2
200
200
5/8
No
2
2
200
320
1/2
No
1
1
200
400
5/8
No
1
1
200
480
3/4
No
1
1
200
where TSF = Time spreading factor, GSPR = Total spreading gain
CBS = Coded bits per OFDM symbol.
3.13 Conclusion
This chapter discussed fundamentals of UWB communication. Different pulse shapes and
different modulation schemes that could be implemented in UWB systems were
discussed. UWB multiple access techniques were also presented. TH-SS UWB and DS43

SS UWB were discussed as two popular methods of multiple accesses in UWB. A
discussion of OFDM and MB OFDM, which offers greater flexibility in UWB system
implementation and which is the focus of this work, were presented.
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CHAPTER 4

UWB ARCHITECTURE
4.1 Introduction
Current predominant communication protocols are narrow-band, where a very
small fractional bandwidth is used. As an example, popular wireless broadband access
protocols, such as 802.11 a/b/g occupies 20 MHZ of frequency spectrum. Mobile
telephone protocols, such as Code Division Multiple Axis (CDMA) occupies only 1.2
MHZ of frequency spectrum. As a result, most circuit design techniques and system
architectures in existence today complement narrow-band systems and are unsuitable for
wideband system like MB-OFDM UWB, where frequency spans 3.1GHZ to 10.6 GHZ.
For example, a standard heterodyne architecture requires a band pass filter (BPF) at
intermediate frequency, which consumes a large die area in MB-OFDM UWB systems.
Standard direct conversion receiver has time varying DC offsets that can degrade
performance of MB-OFDM UWB systems.
Similar to architectural level, predominant RF circuit design also complements
narrow band systems. For example, RF circuit low noise amplifier (LNA), the most
important circuit component in the receiver chain, employs inductive degeneration in
narrowband systems. Inductive degeneration makes both amplifier gain and input
matching highly frequency selective making it is unsuitable for UWB LNA applications.
Key design constraints that MB-OFDM UWB system design must address are as follows:
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1) Wideband Input Matching: RF input matching network must span from 3.1 GHZ
to 10.6 GHZ. LNA at the front-end of the receiver need to provide a reasonably
low noise figure and high gain while consuming low power. Conventional
narrowband LNAs or resistive feedback amplifiers can’t meet these goals [20].
2) Coexistence with other bands: To coexist with other bands in 3.1 GHZ to 10.6
GHZ, second order distortions must be limited. This is due to the fact that secondorder distortion in UWB will fall in-band unlike that of narrowband system where
such distortions are out of band.
3) Linearity: In wideband receiver, when receiving signal in one channel, signals in
other channels enter the receiver and appear as blockers making it vulnerable to
cross-band compression. As a result, MB-OFDM UWB receiver needs to meet
not only in-band linearity constraints, but also linearity constraints created by
cross-band modulation. This problem is illustrated in Fig. 4.1. Suppose the
receiver is receiving a weak band 2 (@ 3960 MHZ) signal, a strong out-of-band
interferer band 5 (@6864 MHZ) can desensitizes the receiver and degrade the
desired signal to noise ratio. In extreme case, all out-of-band channels can be at
maximum signal level increasing required linearity level of the receiver. On other
hand, in narrowband systems, close-in interferers set the linearity requirements.

Figure 4.1 Cross Band Compression [21]
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4) LO Spurs and Settling: LO spurs, even the ones that are far away, can downconvert in-band adjacent channels as the wanted band, as shown in Fig. 4.2.

Figure 4.2 LO Spurs down convert the adjacent channel overlapping the desired signal
[21]

Lo settling time in MB-OFMD receiver is also limited to 9.47 ns. Designing
synthesizer with frequency range of 3.1 GHZ to 10.6 GHZ with specified settling
time is very difficult.
5) Quadrature Accuracy and Filter Linearity: Phase and gain accuracy of quadrature
LO is very stringent due to crowded constellation in wideband systems [21].
Channel select filter in MB-OFDM has bandwidth of 264 MHZ and requires
ability to handle large signal making it challenging design in low power regime.
Following sections highlights major features of the existing architectures,
addresses their viability in MB-OFDM UWB system design, and derives receiver
specifications.

4.2 Heterodyne Receiver
Heterodyne receiver down converts the RF signal to intermediate frequency (IF)
and then to baseband. Such receiver has unique set of advantages and disadvantages.
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Following paragraphs discuss advantages and disadvantages of the heterodyne receivers.
A typical heterodyne receiver is shown in Fig. 4.3.

Figure 4.3 Typical Heterodyne Receiver

Advantages of heterodyne receiver are as follows:
1. Reduced DC-Offset: In a heterodyne receiver, LO and RF are at different
frequencies and down-conversion occurs in two stages. DC offset in the first
down-conversion stage arises mainly due to mismatches in the input circuits and
generated offset level is small. A DC blocking capacitor can easily remove the
DC offset present at the output of the first down-conversion stage without
affecting the desired output signal. However, DC offset does occur in the second
down-conversion stage since LO and RF signal frequencies have to be equal to
down-convert the received signal to baseband. Nonetheless, this DC offset is very
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low since signal gain in excess of 20 db precedes the second down-conversion
stage.
2. Improved Distortion Performance: Heterodyne receiver has superior distortion
performance since receiver is less susceptible to LO harmonics mixing with
harmonics of the received signal. Careful frequency planning can eliminate SNR
degradation by pushing harmonic products away from the down-converted signal
and filtering the converted signal with a channel select filter at the intermediate
frequency level.
3. Inter-stage channel select filter: Heterodyne receiver with fixed Intermediate
Frequency (IF) can utilize inter-stage channel select filtering, which can ease
adjacent channel suppression requirements of the baseband LPF.
The above-mentioned advantages of a heterodyne receiver make it a very suitable
candidate for MB-OFDM UWB receivers. However, it also has some disadvantages.
Disadvantages of heterodyne receiver are as follows:
1. Need for an inter-stage filter: In a heterodyne receiver, IF output signal amplitude
is high and can easily compress subsequent stages. Therefore, a band pass filter is
required at the IF output to ease the linearity requirements on the following IF
down-converter chain. This filter needs to suppress the adjacent channels present
in a multiple piconet UWB system. On-chip passive band pass filter
implementation requires high Q inductors necessitating the use of a thick top
metal, which will add to the total cost of the die. On the other hand, active filter
implementation requires less die area but it can be very power hungry and can
significantly increase noise figure and distortion of the system [15].
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2. Need for two LO frequencies: Each of the two down-conversion stages requires a
mixer with distinct LO signal. As a result, a heterodyne receiver requires two LO
generators, which adds to the total cost of the die.
3.

Need for image rejection: In a heterodyne receiver, all received signals have
images that can down-convert to the desired channel reducing the SNR of the
signal. Fig. 4.4 below illustrates image rejection issue in a heterodyne receiver.

Figure 4.4 Image down-conversion in a heterodyne receiver

To maintain SNR of the output signal, rejections of images are essential. One or
both of the following ways can suppress images in the down converted signals:
1. Front-end image reject filter: An image reject filter at the beginning of the
receiver chain can suppress out of band image signal of MB-OFDM systems. For
adequate suppression of image signal, images shall be far away from the receive
band. With proper frequency planning, a heterodyne receiver can utilize a frontend BPF for suppression of out-of-band image signals.
2. Image reject down-converter: Fig. 4.5 below illustrates an image reject downconverter, which utilizes quadrature phased LO signals to reject the images.
Quadrature phased LO signals performs complex signal transformation on the
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incoming RF and image signals and image rejection occurs with proper addition
of these complex signals. Good image rejection is dependent on maintaining a
perfect 90o phase difference between the LO and RF signals and balancing the
amplitudes of the RF signal in both branches of the down-converter. The Image
Rejection Ratio (IRR) is defined

Figure 4.5 Image rejection [16]

as the ratio of the desired signal amplitude at ωLO − ωRF to the amplitude
of the image signal, at ωIM − ωLO. The IRR is as follows:

IRR =

1 + δ 2 + 2δ cos(θ )
1 + δ 2 − 2δ cos(θ )

where,
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(4.1)

δ = amplitude imbalance of the signal between the two branches
θ = phase imbalance of the signal between the two branches.
To achieve required 900 phase shift in LO signal, a 900 hybrid coupler or a polyphase filter can be used. 900 hybrid couplers can be either on-chip or off chip. On-chip
implementations of 900 hybrid couplers are difficult to manufacture since they occupy a
large die are. As an example, generating a 900 phase shift for a 3 GHz signal would
require a very long transmission line (2mm) in Silicon increasing cost of the total
systems. Similarly, off-chip chip implementations of 900 hybrid couplers are expensive
and increase the cost of the total system significantly.
Active or passive poly-phase filters can also perform 900 phase shift operation on
a signal. While active poly-phase filters can have good wideband performance, they
usually have poor linearity, high current consumption and high Noise Figure [17] [18].
Passive poly-phase filters use RC poles to perform phase shift operation in the RF signal
[19]. However, passive filters in the UWB frequency range (3 - 10 GHz) occupy large die
area. For example, creating a RC pole at 3 GHZ would require a capacitor of .53 pF when
a resistor of 100 ohm is used. With on-chip capacitors with a density in the range of 2
fF/um2 in typical CMOS processes, this capacitor would require an area of 265 um2.
While area overhead is small for a single RC pole poly-phase filter, a poly-phase filter
that operates in the frequency range of 3 GHz to 10 GHz would require multiple RC
poles increasing the area overhead. Multi-pole poly-phase RC filter also incurs significant
loss in the RF signal [19] severely degrading noise figure of the system. In addition,
maintaining amplitude and phase balance, when multiple RC poles are used, are difficult
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due to mismatch in R and C values and circuit parasitic making it unsuitable in MBOFDM systems.
Generating a signal with frequency of twice the desired LO frequency and then
performing frequency division can generate quadrature LO signal. Therefore, Voltage
Controlled Oscillator (VCO) in MB-OFDM must operate around 21 GHZ since MBOFDM signal extends up to 10.5 GHZ. Design of a low power synthesizer that operates
at 21 GHz is very challenging.

4.3 Direct Conversion Receiver
Direct conversion receiver down converts the RF signal directly to baseband and
is a popular choice for implementation of low-power and low-cost receiver. Typical
direct conversion design issues plague the UWB receiver design, except that baseband
flicker noise has minor effect. Fig. 4.6. illustrates a direct conversion receiver, along with
some issues typically seen in a direct conversion receiver.

Figure 4.6 A Typical Direct Conversion Receiver
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Following paragraphs discusses advantages and disadvantages of the direct
conversion receivers. Advantages of direct conversion receiver are as follows:
1. No Image Rejection Filter: Zero IF direct conversion architecture doesn’t requires
any image rejection filter since no image signal is created when RF signal is
down-converted to zero-IF.
2. LO scheme simplicity: Direct conversion zero-IF receiver employs single local
oscillator requiring only one frequency synthesizer. As a result, power
consumption reduces significantly. Furthermore, both transmit and receiver
blocks can share the same synthesizer in direct-conversion receiver. On the other
hand, heterodyne receiver can share synthesizer only if transmitter is also a
heterodyne transmitter.
3. Reduced power consumption and die area: Both power consumption and area
overhead is lower for zero-IF direct conversion receiver compared to heterodyne
receiver since direct conversion receiver uses fewer components than heterodyne
receiver. As an example, a direct conversion receiver requires only one downconverter, while a heterodyne receiver requires two down converters.
Disadvantages of direct conversion receiver are as follows:
1. DC Offset: In a direct conversion receiver, both LO and RF incoming signal
occupy the same frequency. LO leaking to RF signal can mix with itself to
produce DC offset. As an example, in a Gilbert Cell based mixer, the LO can
couple to the RF input port through the Cgs (gate-source capacitance) and Cgd
(gate-drain capacitance) and create undesired DC offset. Furthermore, any
mismatch in the input differential pairs will create a DC offset at the output of the
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circuit. However, employing large device sizes can keep offsets due to mismatch
to a minimum. DC offset is one of the biggest issues that plague direct conversion
receivers. DC offset in direct-conversion receiver can
a) corrupt output spectrum: In MB-OFDM direct conversion receiver, DC offset is
the result of self-mixing of LO with center carrier. As a result, SNR of the signal
located at the center carrier degrades compared to signal located farther away
from the center carrier distorting the spectrum content of the output signal.
b)

compress the baseband Analog-to-Digital converter (ADC): Wideband direct
conversion mixer generally employ resistive load to extend bandwidth. Typical
value of resistor used in the direct conversion mixer is 100 ohms with peak
voltage drop of 1V and current consumption in the range of 10 mA. Therefore,
only 0.1% mismatch in the load resistors or in the bias current can produce a 1mV
DC offset at the mixer output. As shown in typical MB-OFDM direct-conversion
receiver lineup in Fig. 4.7, 1mV DC offset at the mixer output can cause .5V DC
offset at the input of the baseband ADC. This DC offset adds to RF signal, which
may also be in the range of 1V. This combined signal can easily compress most
ADC, which generally operates in the 0.5V to 1V range.
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Figure 4.7 Approximation of DC offset in a direct-conversion receiver

To minimize the negative impacts of DC offset, as shown in Figure 4.8, almost all
direct conversion receivers employ some kind of a DC offset cancellation schemes,
which includes DC offset calibration and DC blocking capacitor:

Figure 4.8 DC offset and second-order distortion issues in direct conversion MB-OFDM
receivers
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a) DC offset calibration loop: It measures the baseband output signal and feeds
back the signal to the mixer input or output to cancel DC offset. Cancellation
of DC offset is a slow process making it difficult to be employed in UWB
receiver. Furthermore, DC offset changes over time due to change in
temperature and change in RF and LO frequencies. This change in DC offset
is not an issue for narrowband systems, where the frequency tuning range is
relatively small and system operating frequency is static. In contrast, MBOFDM systems use time-frequency interleaving and operating frequency
could change from 3.4 GHz to 10 GHz in less than 400 nS as shown in Fig.
2.16. As a result, DC offset changes significantly every 400nS. In addition,
offset calibration has to settle within MB-OFDM guard time interval of 9.47
nS. Designing a DC offset calibration loop that settles within this short time is
a tremendous challenge.
b)

DC blocking capacitor: Placing DC blocking capacitor at the output of direct
conversion mixer is not viable for MB-OFDM receiver because of the
degraded output of the desired signal. In MB-OFDM, received signal
amplitude changes every 400ns due to differing free space path loss at
different hopped frequencies. As an example, a 1MHz pole created by the DC
blocking capacitor at the baseband output produces a time constant of 1μs as
shown in Fig. 3.3. As a result, receiver will take approximately 1μs to settle at
every frequency hop whereas maximum allowed settling time is 9.47 ns in
MB-OFDM.
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2. Second-order distortion: Second-order distortion is a major concern for MBOFDM receivers. In MB-OFDM, second-order distortion of in-band channels can
also land in-band. In addition, harmonics of the received signal can mix with the
harmonics of the LO and down-convert to baseband, creating additional 2nd
harmonic distortions. As a result, IIP2 performance of direct conversion receiver
suffers. Higher DC offset of direct-conversion receiver also negatively impacts
IIP2 performance. Consequently, direct-conversion receivers are not as robust as
heterodyne receivers in MB-OFDM systems.
3. Baseband Channel Select Filtering: In a direct-conversion receiver, all the channel
select filtering occurs after the down-conversion process. Therefore, suppression
of adjacent channels requires very sharp cut-off low pass filter i.e. high order
filter. In addition, such high order filter must handle large amplitude baseband
signal (of the order of 1V). An active implementation of this type of LPF will
consume large amount of power [15]. In contrast, baseband LPF in a heterodyne
receiver does not have stringent specifications since inter-stage channel select
filter (after the first down-conversion stage) relaxes the specifications of the
baseband LPF.
4. LO Re-Radiation: In a direct conversion system, both RF signal and LO signal are
always in-band and LO signal can leak to transmit path corrupting the spectrum of
transmitted signal. In contrast, in a heterodyne receiver, the LO signal and RF
signal are at different frequencies. With careful frequency planning, we can select
LO in heterodyne receiver to be out-of-band.
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This research focuses on a direct conversion. The main objective of this research is to
implement a direct conversion receiver that minimizes classical problems of a direct
down-conversion receiver. Furthermore, both power consumption and the die area of the
design shall be the same or less than that of a heterodyne receiver.

4.4 MB-OFDM UWB Receiver Specifications
Low-cost highly integrated receiver architecture mandates use of minimal number
of external components. Direct conversion receiver is most suitable for low cost CMOS
implementation. In the proposed direct conversion architecture shown in Fig. 4.9, a single
RF chain receives the signal and an off-chip frequency synthesizer generates the required
LO. This architecture doesn’t require multiple LNAs to cover the wide bandwidth or
require several LO generators, simplifying the overall receiver and eliminating potential
problems such as harmonic pulling that arise between multiple VCOs on a chip.

Figure 4.9 Proposed Receiver Architecture
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However, proposed direct conversion architecture suffers from imperfections and
mismatches in the RF chain, resulting in undesired signals at DC as well as a fixedpattern noise at the hopping frequency. Fixed-pattern noise (i.e. varying DC offset) at the
hopping frequency occurs due to LO self-mixing as the receiver hops across channels.
The design presented here only addresses the offset that lies at DC. The cancellation of
the varying DC offset at the hopping frequency is assumed to be handled by digital
calibration at the baseband.
The RF receiver signal path includes an external passive pre-filter to reduce the
level of out-of-band interferers. Filtered antenna signal pass thru a wideband LNA and a
quadrature mixer that converts the signal down to zero-IF. An off-chip synthesizer
provides the quadrature LO signals with frequency hopping per MB-OFDM
specifications. AC-coupling capacitor connects the output of the mixer and channel select
with overall corner frequency of 2 MHZ, removing DC offset. Note that A/C coupling is
feasible since 0th subcarrier in MB-OFDM has no signal information. Furthermore, the
use of AC coupling capacitor suppresses 1/f noise and DC offset. Output of the ac
coupled mixer signal gets filtered at the baseband channel select filter. Output of the filter
also interfaces PGA via AC coupling. PGA adjusts the gain in accordance with received
signal strength for optimal interface to the baseband ADC. At the end of the receiver
chain, the digital baseband processor performs the final signal processing.
Robust UWB communication system requires that the receiver function properly
in presence of hostile out-of-band ISM interferes and in-band 5-GHZ UNII interferers.
RF SAW pre-filter, which removes out-of-band interferer, and a notch filter centered at 5
GHZ UNII band relaxes receiver dynamic range. Large bandwidth of the UWB signal
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forces use of RF front-end with low gain compared to narrow band systems. As a result,
baseband channel select filter must have very small input-referred noise. Furthermore,
baseband filter requires high attenuation and a very accurate and steep roll-off to further
limit interfering signal strength, which limits dynamic range of the subsequent ADC.
Synthesizer implementation must limit spurious tones at the output of the synthesizer,
which can transform interferers into the wanted frequency band. The remainder of this
section deals with more detailed system specifications.
1. Sensitivity, Gain, NF: In MB-OFDM UWB, an UWB receiver operating in the
first three bands (Mode 1 only) needs to have a noise figure (NF) better than 6.6
dB. However, for the UWB device operating in the first three band groups with
nine bands, the required system NF can be 9 db taking into account the coding
gain. A margin of 3 dB is added to set the NF specification for the receiver as 6
dB. This margin is set after system level simulation taking into account the
following combined non-idealities: 1) 5 degrees in phase and 1 dB in amplitude of
I/Q imbalance; 2) 5 bits of effective ADC quantization; 3) 9 dB of clipping in the
signal peak-to-average ratio (PAR); 4) a signal-to-interference ratio (SIR) of 15dB
at baseband (due to in-band interference down-converted by spurs from the
synthesizer).
The relationship between sensitivity and NF and SNR is as follows:
Sensitivity = -174 dBm + 10*log (Data Rate) + NF + SNR

(4.2)

Minimum SNR required for QPSK modulated MB-OFDM signal for bit error rate
of 1E-5 is 8 dB. Therefore, for the specified NF of 6 dB and SNR of 8 dB,
sensitivity of the MB-OFDM standard is -73.2 dBm (= -174 dBm + 10*log
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(480e6) + 6dB + 8dB = -73.2 dBm) for 480 Mb/s over AWGN channel. The RX
must provide a maximum voltage gain of approximately 72 dB so as to raise the
minimum signal level to the full scale (500 mV P-P i.e. -2 dBm at 50 ohms) of the
baseband ADC.
FCC part 15 limit of transmit power for UWB spectrum is –41.25 dBm/MHZ.
Therefore, maximum transmit signal power for three UWB band is –9.25 dBm (=
-41.25 dBm/MHZ + 10.log.(3.528)). Assuming communication distance of 0.2m,
path loss is 34 dB. Therefore, maximum received signal at the antenna is –43
dBm. To cover the full dynamic range of the input, automatic gain control is set to
30 dB.
2. Linearity Requirements: The receiver linearity is set by the requirement that
UWB receiver have little degradation of signal-to-interference ratio (SIR) in the
presence of in-band or out-of-band interferers. For integration of UWB receiver into
existing electronic devices such as PCs, printers, HDTVs, cameras, and PDA etc.,
receiver must be able to suppress strong interferers from the 802.11 WLAN,
bluetooth wireless technologies in both 5 GHZ UNII and 2.4 GHZ ISM bands. With
proposed maximum distance for a UWB link has been set to 10 meters, minimum
received power of the wanted signal is approximately -74 dBm. In-band noise power
level is –80 dBm as the system noise figure (NF) is 6 dB. The interference criteria
assume that receiver operates 6 dB above the sensitivity level. To allow 6-dB margin,
the sum of the interferer-and-noise power can be at most be -74 dBm.
The largest out-of-band interferer powers from an ISM band (IEEE 802.11 b/g)
interferer at 0.2-m could be up to -5.8 dBm. Power at received at LNA input is
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approximately -40.8 dBm assuming front-end pre-select filter provides 35-dB
attenuation at 2.45 GHz. To meet the interferer power requirement (-74 dBm), RX
must provide an additional 33.2 dB attenuation of the interference at 2.45 GHz. The
above-mentioned 802.11 b/g interferer and other out-of-band interferers (such as
PCS, GSM, etc.,) contribute to the receiver P-1dB compression point. Additional
filtering in the receiver signal chain can increase receiver P-1dB compression point.
To calculate P-1dB, assume transmitter is located within 0.1 m and is transmitting at
maximum power level of -9.3 dBm. Maximum received signal power at a MB-OFDM
front-end receiver could be -29.5 dBm for three bands. Therefore, P-1 dB
compression point must exceed -19.5 dBm to allow for 10-db margin.
In-band IIP3 of the receiver can be derived from the two-tone test equation. As
stated before, the desired signal power at the receiver input is -29.5 dBm for
communication distance of 0.1m. With two in-band tones at -29.5 dBm, in-band IIP3
= Pin(dB) + ∆P(db)/2.
IIP3 (dBm) =-29.5 dBm + (74-29.5)/2 dBm = -7.25 dBm. (4.3)
Similarly, in-band IIP2 can also require two-tone test. The worst case IIP2 occurs
for a two-tone case, where a second-order difference product falls in-band in the
RF front end. For example, assuming an IEEE802.11a band interferer at 0.2-m
distance and a PCS/GSM1900 band interferer at 1-m distance have transmit
power of 30 dBm, the received interferer power levels are -4 dBm and -8 dBm,
respectively. This leads to an IIP2 requirement above -20 dBm when a realistic
20-dB attenuation in pre-filter is taken into account.

63

3. Synthesizer Requirements: In MB-OFDM UWB system, synthesizer must settle
within .5 ns guard interval between frequency hopping. In addition, system requires
high purity in the generated carriers due to the presence of strong interferers. To
coexist with the 5 GHZ UNII band and 2.4 GHZ ISM band users, spurious tones in
the 5 GHz range and 2 GHZ range must be below -50 dBc and -45 dBc respectively.
Finally, from system level simulation, VCO phase noise specification is set to -100
dBc at 1 MHz and overall integrated phase noise set at 3.5 degrees rms to allow
system SNR degradation of no more than 0.1 dB.
4. Filter and ADC Requirements: As shown in Fig. 2.19, MB-OFDM standard
specifies total symbol duration as 312.5 ns including a cyclic prefix extension of 60.6
ns. The cyclic prefix extension alleviates loss of orthogonality of sub-carriers due to
multi-path fading and resulting BER. However, analog part of the receiver consumes
a portion of the cyclic prefix reducing the overall system robustness against
multipath. MB-OFDM UWB receivers usually employ high order (5th order) and
relatively sharp cut-off baseband filters for adjacent channel (centered 528 MHz away
from the band of interest) in analog domain. This is necessary if the ADC samples the
data at the nyquist rate of 528 MHz (signal bandwidth is 264 MHZ in IQ mixer). The
main drawbacks of using high order analog filters is that it introduces large in-band
group delay and requires large area in passive implementation or requires large power
and increased noise for active implementation.
In contrast, if the ADC samples at the rate of 1.056-GS/s (2X oversampling ratio),
it will allow implementation of linear phase filtering in the digital domain and lower
attenuation requirements of analog filter. With relaxed attenuation, analog filter will
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have small group delay variations. As a result, the overall robustness of the system
against multipath and in-band interference is enhanced at the expense of increased
power dissipation in the ADC. In this design, the above-mentioned LPF and oversampled ADC combination is chosen.
OFDM modulation is robust against amplitude variations among the sub-carriers
allowing rejection of the adjacent channel in the digital domain. Therefore, chosen
analog LPF attenuates signal at alternate channels while digital filter suppresses
signal at adjacent channel. Analog LPF provides sufficient attenuation (centered 1056
MHz away from the band of interest) to limit aliasing by the ADC samples at 1056
MHZ. A fourth-order chebyshev filter is adequate to achieve both attenuation and
group delay goals. The chosen fourth order filter can achieve a group delay variation
of less than 0.3 ns (5% of the cyclic prefix) and attenuate the alternate band by more
than 40 dB. Table 4.1 below summarizes overall specification of the MB-OFDM
receiver.

Table 4.1 MB-OFDM Receiver Specification
Sensitivity

-73.2 dBm

Receiver Gain

72 dB

Data Rate

480 MBPS

Overall P1dB

-19 dBm

Channel BW

528 MHZ

Overall IIP3

-7 dBm

SNR (BER = 1E-5)

8 dB

Overall IIP2

-20 dBm

RX NF

6 dB

Total AGC Range

30 dB

ADC resolution

6 bits @1GS/s
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Gain distribution in RF signal receiver chain trades off IIP3 and NF. Large front-end gain
reduces impact of converter noise figure on the total noise figure. However,
implementation of large gain LNA in UWB is expensive in terms of power consumption.
Furthermore, high gain LNA would require large IIP3 for the subsequent converter and
amplifiers leading to large power consumption.
The input match and power consumption consideration restrict LNA gain to 15
dB. To relax the NF requirements of subsequent baseband LPF, the down conversion
mixer gain is set to 20 dB for an overall RF front-end gain of 35 dB. With insertion loss
of the LPF of -3 db across the pass band, the minimum require gain at PGA is 37 dB.
LNA accommodates gain control of 12 dB to avoid excessive non-linearity at subsequent
stages. PGA gain ranges from 21 dB to 37 dB to achieve total AGC of 30dB. Table 4.2
below summarizes specification of the MB-OFDM receiver components.

Table 4.2 MB-OFDM Receiver Component Specification
Circuit

Gain Range

NF

IIP3

LNA

15 dB (20dB – 8dB)

4.5 db

-10 dBm

Mixer

10 dB

15 db

0 dBm

LPF

-1 dB (fc = 264 MHZ)

20 db

100 dBm

PGA

37 dB (21dB – 37dB)

20 dB

10 dBm

Remarks

3rd order elliptical

Figure 4.10 shows the input power, noise power and OIP3 levels at each stage of the
receiver.
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Input Power and OIP3 Level at Different Stages
60
53
40

20
9

8

Mixer

LPF

7

Power (dBm)

0
LNA

PGA

-2
ADC
-10

-20

-40
-44

-73

-32

-48

-49

-57

-58

-41

-58

-60

-31

-69

-80
-87
-100
Minimum Input Level (-73 dBm)

Maximum Input Level (-44 dBm)

Figure 4.10 Level plan for MB-OFDM UWB receiver
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Noise Floor (KTB), BW = 528 MHZ

IP3 Level

CHAPTER 5
CMOS TECHNOLOGY
5.1

Introduction
CMOS technologies offer the possibility of integrating both baseband and RF

front-end components of the receiver on a single chip, allowing low cost implementation.
This work utilizes CMOS process. Following subsections provides overviews of basic
device modeling parameters including descriptions of passive devices available in IBM
8RF CMOS process used in this work.
5.2

MOS Transistors Modeling
MOS transistor is the basic building block of a circuit. A typical cross section of a

NMOS transistor is shown in Figure 5.1.

Figure 5.1 Cross section of N-channel MOS transistor
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Accurate transistor modeling plays an important role in translation of simulated
circuit to successful IC implementation. The transistor modeling in modern CMOS
technologies requires consideration of many novel effects. One of the commonly used
MOS transistor models is Berkeley Short-Channel IGFET Model, referred as BSIM. This
model emphasizes less on the exact physical parameter of the device, but instead focuses
on empirical parameters and polynomial equations that address novel effects. The latest
version of BSIM model is BSIM4 [37]. BSIM4 models various effects of short channel
devices to accurately parameterize measured results.
Poly-silicon Gate Depletion
As the technology scales smaller, gate oxide thickness is decreasing. Impact of
poly depletion can no longer be ignored. Figure 5.2 illustrates charge distribution in
MOSFET with n+ ploy gate depletion. The presence of depletion region of poly gate
reduces effective gate to source voltage.

Figure 5.2 Charge distribution in a MOSFET with poly gate depletion [40]
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Taking poly depletion into account, effective gate to source voltage is modeled as:

(5.1)
Threshold Voltage Model
Accurate modeling of threshold is an important parameter for precise
characterization of MOSFET. BSIM4 models impacts of non-uniform substrate doping,
drain induced barrier lowering and narrow width on device threshold. As an example,
threshold voltage of retrograde doped substrate is modeled as:

(5.2)
In short channel devices, dependence of Vth on body bias becomes weak and shows a
greater dependence on drain voltage, which is known as drain induced barrier lowering
(DIBL). As a result of DIBL, threshold voltage decreases with increasing drain voltage.
In addition, device with narrow width shows increase in threshold due to the presence of
fringing electrical field. This effect becomes substantial for as the channel width
decreases. BSIM4 models both DIBL and narrow-width effects on threshold.
Gate Direct Tunneling Current Model
As the gate oxide thickness decreases, tunneling of carriers either electron or
holes occurs between the gate and silicon beneath the gate oxide. BSIM4 models three
component of tunneling current as shown in Figure 5.3.
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Figure 5.3 Gate tunneling current components [40]
Drain Current, Body Current and Output Conductance Model
Drain current and output conductance of sub-micron MOSFET have four distinct
regions of operations: triode region, channel-length modulated (CLM) region, drain
induced barrier lowering (DIBL) region, and substrate current induced body effect
(SCBE) region. Figure 5.4 illustrates MOSFET operations in these regions.

Figure 5.4 MOSFET regions of operation [40]
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The complete single equation channel current model, which includes
contributions of velocity saturation, CLM, DIBL, SCBE, and drain induced threshold
shift (DITS) caused by pocket implantation, is given by [40]:

I DS =

I DS 0
1
VA
1+
ln
RDS I DS 0
CCLM
V ASAT
1+
VDSeff

X 1+

Vds − Vdseff
V ADITS

1+

1+

Vds − Vdseff
V ADIBL

Vds − Vdseff
V ASCBE
(5.3)

where
V A = VSAT + VACLM

(5.4)

The current Ids0 in (5.1) is the channel current for an intrinsic device (without
source/drain resistance) operating between strong inversion to sub-threshold. Ids0 is given
as:

I DS 0 =

′ .Vgsteff .Vdseff
Weff .µ eff .Cox
Vdseff
1−
µ .V
2Vb
Leff (1 + eff dseff )
2VSATLeff

(5.5)

where

Vb =

Vgsteff + 2 KT / q

(5.6)

Abulk

Body current in MOSFET comprises gate-to-body tunneling current, substrate
current due to impact ionization, gate induced drain leakage current (GIDL) and source
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induced gate leakage current (DISL). Equations for these currents can be found BSIM4
user’s manual [40].
Non-Quasi-Static Model (NQS)
Accurate transient and AC analysis must take into account finite channel/gate
charge response to external applied voltage. Quasi-static model uses lumped gate
capacitor and channel resistance model as shown in Figure 5.5 (b). This ignores finite
channel charging time. A way to capture NQS effect is to uses distributed model as
shown in Figure 5.5 (c). BSIM4 uses Elmore equivalent circuit model to model channel
charge as shown in Figure 5.5 (d).

Figure 5.5 BSIM4 NQS MOSFET model [40]
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Gate Resistance Modeling
BSIM4 provides several gate resistance models with selector RGATEMOD to
choose among them. When selector RGATEMOD=1, gate physical resistance is added to
the intrinsic model of the transistor. The value of the resistance is given as:

RGeltd =

RSHG ( XGW +

Weff ,CJ

3 NGCON
NGCON ( L − XGL) NF

)

(5.7)

where RSHG denotes the sheet resistance of the gate polysilicon, NGCON the number of
gate contacts of each finger (the gate finger can have contacts either at one or both sides
as shown in Figure 5.6), XGW the distance between the gate contact and the channel
edge, and XGL the difference between the L.

Figure 5.6 Gate geometry (a) NGCON = 1, (b) NGCON = 2
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If the gate is contacted at one side NGCON=1 (Figure 5.6a), XGW=XGL=0 and NF=1,
then the equation (5.7) simplifies to:
Weff ,CJ
1
RGeltd = RSHG
3
L

(5.8)

The factor 1/3 accounts for the distributed nature of the current conduction [39]. If the
gate is contacted form both sides (NGCON=2) is illustrated in Figure 5.6b. If
XGW=XGL=0 and NF=1, then the equation (5.7) simplifies to:

RGeltd =

Weff ,CJ
1
RSHG
12
L

(5.9)

When selector RGATEMOD=2, BSIM4 model uses a "channel-reflected gate
resistance" (RG,crg) in addition to gate resistance RG,eltd. RG,crg to represent the first
order non-quasi-static effects in the channel. This gate resistance is given in Equation
5.10. Since this gate resistance is not a physical resistance, it does not include a thermal
noise source in the circuit model.

RG ,crg =

1
W
I
kT
XRCRG1 ds + XRCRG 2
µ eff eff Cox′ , IV NF
Vdseff
q
Leff
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(5.10)

Figure 5.7 Gate resistance model for different RGATEMOD settings

When selector RGATEMOD=3, the location of the overlap capacitances changes.
The equivalent circuit models for different RGATEMOD settings are shown in Figure 5.7.
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Noise Modeling
BSIM4 models following types of noise:
1. Flicker noise
2. Channel thermal noise
3. Induced gate noise and correlation with channel thermal noise
4. Shot noise due to the gate tunneling current
5. Thermal noise due to the resistances at the terminals
Flicker Noise Model
BSIM4 provides two different flicker noise models with selector fnoiMod to
choose between them. If fnoiMod=0, a simple flicker noise model is used. The drain
flicker noise current is given as:

id

2
Flic ker

=

KF ( I ds ) AF
∆f
′ Leff 2 f EF
Cox

(5.11)

If fnoiMod=1, a unified flicker noise model is used. The drain flicker noise current is
given as [37]:
id

2
Flic ker

≈ f ′( NOIA, NOIB, NOIC )

I ds
g ′( EM ) I ds
+
∆f
2 EF
2
′ Leff f
Cox
Weff Leff f EF

(5.12)

Channel Thermal Noise Model
BSIM4 provides two options for the channel thermal noise with selector
TNOIMOD to choose between them. The charge-based model (TNOIMOD=0) defines the
channel thermal noise as

2

id =

RDS

4kT .NTNOI
∆f
2
+ Leff /( µ eff | Qinv |)
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(5.13)

If TNOIMOD=1, the holistic thermal model is used. In this model, all the shortchannel effects including the velocity saturation effect incorporated in the I-V model are
automatically included in the noise calculation. Additionally the modeling captures the
amplification of the channel thermal noise through gm and gmb as well as the induced
gate noise with the correlation to the channel thermal noise. The channel thermal noise in
the holistic model is given by

2

Vdseff
id
= 4kT
(βg m + βg mb + g d )2 − 4kTRx (g m + g mb + g d )2
∆f
I ds

(5.14)

Where

Rx = θ 2

Vdseff

(5.15)

I ds

β = .577 X 1 + TNOIA.Leff .

θ = .37 X 1 + TNOIB.Leff .

2

µ eff Vgseff

(5.16)

2VSAT .Leff

µ eff Vgseff

2

2VSAT .Leff

(5.17)

Shot Noise Model due to Gate Tunneling Current
The BSIM4 models the shot noise contributed from the gate tunneling current.
This shot noise current is given by [38]:

igtx
∆f

2

= 2qI gtx

(5.18)

where Igtx can be one of the following tunneling currents: the gate-to-source tunneling
current, the gate-to-drain tunneling current, or gate-to-substrate tunneling current.
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Thermal Noise Models for Parasitic Resistance
BSIM4 models the thermal noise contribution from parasitic resistances at the
gate, the drain, the source and the substrate. The thermal noise of the above mentioned
sources are given by:

2

iRG
4kT
=
∆f
RG

1. Gate resistance
(5.19)
2

2. Drain resistance

iRD
4kT
=
∆f
RD

3. Source resistance

iRS
4kT
=
RS
∆f

4. Substrate resistance

iRSubx
4kT
=
RSubx
∆f

(5.20)

2

(5.21)

2

(5.22)

where Rsubx can be RBPS, RBPD, RBSB, RBDB or RBPB.
Stress Effect
As CMOS features scales down at or below 130 nm, shallow trench isolation is
becoming popular for device isolation to avoid limits of traditional field oxide isolation
plagued by bird’s beak. Stress induced by the shallow trenches influences mobility,
threshold and saturation velocity since doping profile may change near the trench edges.
Devices in close proximity to shallow trenches have the significant profile changes
compared to the devices farther from the trenches. BSIM4 models both threshold voltage
and mobility changes due to shallow trenches.
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5.3

Passive Devices in CMOS
Most commonly used passive device in RF circuits implemented in CMOS

process includes capacitors, varactors, and inductors. Followings subsections presents
these passive devices.
5.3.1

Capacitors
Capacitors find usage in matching networks, as AC coupling components and as

decoupling (blocking) components on the DC lines. Capacitors in RF applications require
self resonance frequencies larger than the frequency of operation, high quality factors Q,
good linearity and large break-down voltage. In integrated RF circuit, both capacitance
density and the ratio between the desired capacitance and parasitic capacitance
C/Cparasitic are the key parameters. Available capacitor types in CMOS include MOS
capacitor, Metal-Oxide-Metal (MOM) capacitor, Metal-Insulator-Metal (MIM) capacitor
and MOS varactors.
MOS Capacitors
MOS capacitors use the device capacitance between the gate and common source/
drain contacts. Figure 5.8 illustrates MOS capacitor cross section.

Figure 5.8 Cross section of a MOS capacitor
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MOS capacitor has the highest device density ( 11.1 fF/um2 for 130nm process).
However, theses types of capacitors have non-linear capacitance. In addition, these
capacitors require biasing and suffer from a relatively high series resistance and have low
break-down voltage. Their use is limited to high capacitance applications such as
blocking capacitors on DC lines.
Metal-Oxide-Metal and Metal-Insulator-Metal Capacitors
The AC coupling capacitors in the signal path require capacitor with high linearity
and high quality factor. Such capacitors are commonly realized with parallel plate
structures such as Metal-Oxide-Metal (MOM) capacitors or Metal-Insulator-Metal
(MIM) capacitors. Figure 5.9 illustrate a Metal-Oxide-Metal (MOM) parallel plate
capacitor and its equivalent circuit. Total capacitance is determined by a parallel
connection of three capacitors formed by four metal plates. MOM capacitors suffer from
a low capacitance density which arises mainly due to large metal-to-metal spacing.
Furthermore, MOM capacitors have significant parasitic capacitance to the substrate.
This parasitic substrate capacitance introduces significant losses at signal coupling.

Figure 5.9 a) Cross section of a MOM capacitor b) equivalent circuit
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Metal-Insulator-Metal (MIM) capacitors have higher quality factor, low dielectric
loss and relative high capacitance density. It has a parallel plate structure with an extra
dielectric layer of reduced thickness. The MIM capacitors are usually realized in top
metallization layers to reduce the parasitic capacitance to the substrate. The cross section
and the equivalent circuit model of a MIM capacitor are shown in Figure 5.10.

Figure 5.10 a) Cross section of a MIM capacitor b) equivalent circuit

MOS Varactors
MOS varactors are commonly used in LC-resonators where variable capacitor is
needed for frequency. A cross section of a NMOS varactor on a p- substrate and its
small-signal equivalent circuit are illustrated in Figure 5.11.
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Figure 5.11

Cross section and small signal model of NMOS varactor

The MOS varactor can be formed from a MOS transistor with drain and source
terminals shorted. The bulk terminal is grounded and tuning voltage Vtune is applied to
the source-drain terminal and the voltage Vgate is applied to the gate terminal. As a
result, a variable capacitance Cv is formed by the series connection of the gate oxide
capacitance Cox and the depletion region capacitance. This capacitance is given as:
1
1
1
=
+
Cv Cox Cd

(5.23)

As shown in Figure 5.12, the MOS varactors can operate in three different
regions: accumulation, depletion or inversion.
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Figure 5.12

Typical varactors capacitance and lumped element model

NMOS varactor is in accumulation when the negative voltage is applied to the
gate resulting in the excess holes at the surface of the semiconductor. In the accumulation
mode, the series resistance Rv is formed by the gate resistance in series with the
resistance from the accumulation layer to the substrate (well) contacts outside the device.
The maximum capacitance of a varactor depends on the gate oxide capacitance Cox.
As the gate voltage increases the flat-band situation is reached. The
semiconductor beneath the gate becomes neutral and the gate charge is balanced by fixed
oxide and interface charges. The flat-band voltage VFB is usually negative but
approaches zero if the gate and well have the same doping types. Varactor operates in
depletion region when the gate voltage exceeds flat-band voltage VFB. In depletion
region, holes are repelled from the surface and the negatively charged ions of fixed
acceptors are repelled from the depletion region. The gate charge is balanced by more or
less negative dopants, i.e. by a wider or shallower depletion region. As a result, the
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capacitance in depletion region is the sum of the gate oxide Cox and variable depletion
region capacitance Cd. The series resistance Rv is lower than that of the accumulation
mode, since the resistive path is shorter.
The device enters the inversion region when the gate voltage exceeds threshold
voltage Vth. In this region of operation, the depth of the depletion region remains
constant and the electron in inversion layer balances the changes in the gate charge. The
varactor capacitance is determined only by the gate oxide capacitance Cox. The
resistance Rv is determined by the inversion layer.
5.3.2

Inductors
Inductors are commonly used in RF circuit’s matching networks or resonant

load tanks. They can be realized either with single planar layer or with multiple layers. In
this work, symmetrical inductors are used for differential circuits. Symmetrical structures
are preferred for their inherent low sensitivity to substrate noise. However, the layouts
and modeling of symmetrical structures are more complicated. A 3D view of a
symmetrical inductor is shown in Figure 5.13.

Figure 5.13 3D Cross section of symmetrical inductor
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Figure 5.14 Lumped element model of an inductor
Figure 5.14 illustrate a physical -model of the inductor. The model parameters are
described as:
1. L: The total inductance caused by the magnetic flux density B of the
electromagnetic field.
2. Rs: The series resistance of the metal traces with finite conductivity, skin-effect
and current crowding.
3. Rsub: The substrate resistance.
4. Cp: The lateral capacitance between the turns of the inductor.
5. Cox: The oxide capacitance above the substrate.
6. Csub: The equivalent substrate capacitance.
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Figure 5.15 Symmetrical inductor equivalent model
Figure 5.15 illustrate a physical -model of a symmetrical inductor. This model
allows accurate modeling of the coil in a balanced or in a single-ended configuration.
Additionally, a parameter k distributes single ended Cox to each branch. The lumped
component modeling does not accurately characterize inductance at high frequency or for
large bandwidth. To accurately model inductance for high frequency and for large
bandwidth circuits, numerical methods such as electromagnetic simulators have to be
employed. The most commonly used field solver methods are:
1. method of moments (MoM) implemented in Agilent corp’s MOMENTUM
software and this method is best suited for planar structures
2. finite element method (FEM) used in Ansoft corp’s HFSS software and this
method is best suited for 3D structures.
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5.4

IBM 8 RF CMOS Process
IBM 8 RF CMOS technology offers eight metallization layers including three

levels of thick top metal layers, MIM capacitors and hyper-abrupt varactors.
Additionally, the process offers transistors that can have different threshold voltages (low
Vt, regular Vt and high Vt). The cross section of the process is shown in Figure 5.16.

Figure 5.16

Metal layer stack of IBM 8RF Process
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As shown above, IBM 8RF process offers five thin copper metallization layers,
two double thickness metal layers and three thick aluminum top metal layers. The silicon
dioxide with dielectric constant ε r = 4.1 fills the space between the metal layers. The top
metal layer is covered with a layer of oxide/nitride/polyimide except for the pad
openings. Three thick metal layers enable implementation of high-Q inductors.
IBM 8 RF process provides standard MIM, single MIM and dual MIM with
device density of 1.35 fF/um2, 2.0 fF/um2 and 4.1 fF/um2 respectively. In addition,
process offers n+ diffusion (73 / um2 +/- 15%) p+ polysilicon (340

/ um2 +/- 20%), p-

polysilicon (1450 / um2 +/- 25%) and tantalum nitride resistors (60 / um2 +/- 6%).
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CHAPTER 6
MB-OFDM UWB RECEIVER IMPLEMENTATION
6.1 Introduction
The block diagram of the implemented MB-OFDM-UWB direct conversion
receiver is shown in Figure 6.1.

Figure 6.1 Receiver Architecture

The receiver path consists of a single ended LNA, followed by quadrature mixers.
A channel-select filter follows the IQ mixer and performs the channel selection. Then,
filtered signals passes through a programmable gain array (PGA), which adjusts the gain
level to avoid signal saturation at the interface of subsequent ADC. Furthermore,
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LNA provides some gain control to avoid saturation in signal path when received
signal power is very high.
Following chapter presents detailed design analysis of each of the blocks in the
receiver chain shown above. Careful design tradeoffs among the various cross dependent
issues are made to create an optimal low power and cost effective design. In our design
presented here, followings are the key objectives:
1. Reliable: System shall be robust against interferences from the existing spectrum
users.
2. Low Power: Power optimum receiver design.
3. Low Cost: Employ little or no on-chip inductors, minimum chip area and
minimum use of off-chip components.

6.2 Low Noise Amplifier (LNA)
The LNA as the first component in the receiver signal chain sets the sensitivity of
the receiver. LNA must provided sufficient gain while creating little noise to suppress
noise contribution of the following stages. LNA interface to the outside world requires
robust electrostatic discharge (ESD) protection and input match to antenna impedance,
which is generally 50 ohms, to avoid signal reflection. Taking into account these
requirements, a careful analysis is performed to choose the right topology for this crucial
component.
6.2.1 Review of Traditional Low Noise Amplifier
The most commonly used low noise amplifiers in the RF receiver front-end are
the common-source LNA with inductive degeneration and common gate amplifier. These
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amplifiers perform well in narrow-band wireless communication but are unsuitable for
wide-band application without any modification. A detailed analysis of these topologies
is presented here for an insight into developing broadband amplifier design.
Common-Source LNA with Inductive Degeneration
The common-source (CS) amplifier employs two inductors to provide a matched
input impedance and a resonant load centered at the signal frequency, as shown in Figure
6.2.

Figure 6.2 Common source amplifier with inductive degeneration
For this common source amplifier, input impedance is as follows:

Z in = s (Lg + Ls ) +

1
g
+ m LS
sC gs C gs

(6.1)

Without introduction of degeneration inductor Ls, input impedance presented by the
common source transistor is highly capacitive. The inductor Ls synthesizes a real
resistance to allow impedance match to real source resistance. Input matching requires
adherence to the following relationship:
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Rs =

gm
LS = ω T L S
C gs

(6.2)

Gate inductor Lg sets the resonance frequency of the amplifier, where resonance
frequency is as follows:

ω0 =

1
(Lg + Ls )C gs

(6.3)

The noise figure of the LNA can be calculated from the equivalent circuit shown in
Figure 6.3. The resistor Rlg models the resistive loss of the inductor Lg, resistor Rg the
gate resistance of the NMOS transistor, id2 the device channel thermal noise and ig2 the
induced gate noise.

Figure 6.3 Small signal model for noise calculation of CS amplifier

Neglecting gate to drain overlap capacitance, noise figure of the circuit is as follows [22]:

F = 1+

Rl R g γ χ ω 0
+
+
R s Rs α Q L ωT
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(6.4)

Where

is the gate noise coefficient, which equals to gm/gd0 , and γ is thermal noise

coefficient, which equals 2/3 for long channel device and varies from 2 to 3 in short
channel device. QL represents the quality of the input tank circuit;

relates correlated

gate noise with channel thermal noise.

QL =

ω 0 ( LS + L g )
RS

χ = 1 + 2 c QL

c=

i g id
2

1
ω 0 RS C gs

(6.5)

δα 2 δα 2
(1 + QL )2
+
5γ
5γ

(6.6)

=

∗

i g id

(6.7)

2

Above-mentioned equations indicates that LNA performance degrades as the operating
frequency approaches the transistor’s unity gain frequency (wt) since both noise factor
(F) and trans-conductance (gm) are proportional to w0 and 1/ w0 respectively.
Common-Gate LNA
In the common-gate (CG) LNA, the input signal directly drives the source
terminal of the transistor, as shown in Figure 6.4. Bypass capacitor at the gate terminal
keeps the gate terminal at AC ground while providing high impedance DC biasing. Input
matching circuit and output tank circuit can easily absorb parasitic gate-source and gatedrain capacitors. Therefore, common gate amplifier can potentially operate at high
frequency.
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Figure 6.4 Common gate amplifier with inductive degeneration

Small signal model of the CG amplifier is shown in Figure 6.5 below.

Figure 6.5 Small signal model of common gate amplifier with inductive degeneration

Input impedance of CG amplifier is as follows:
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Z in =

rds + Z L

r + ZL
1 + ( g m + g mb )rds + ds
Zs

(6.8)

With input impedance matched to source resistance, trans-conductance and noise factor
are as follows:
Gm =

1
2 Rs

F = 1+

γ
1
α 1+ κ

(6.9)

rds
rds + RL

(6.10)

,where k is the ratio of the back-gate trans-conductance to that of MOS trans-conductance
(gmb/gm). With rds ∝ I D , noise factor equation simplifies to:

F = 1+

γ
1
α 1+ κ

1
1 + R L λI D

(6.11)

Above-mentioned equation indicates that enhancing CG LNA performance requires
increase in power consumption.
6.2.2 Broadband Low Noise Amplifier
Traditional broadband LNA design techniques targets existing narrowband
applications and are unsuitable for UWB applications. The most common wide
bandwidth LNAs are (a) resistive shunt feedback (b) multi-section LC input filter and (c)
distributed amplifier. Following sections illustrates performances of these wide band
LNA performances.
1. Resistive Shunt feedback LNA:
Resistive shunt feedback LNAs employs local feedback to match input impedance
of the active device to the source impedance for a wide bandwidth of operation.
For output impedance match, circuit employs an output resistor that matches the
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load resistor.

Fig. 6.6 below illustrates the commonly used resistive shunt

feedback LNA.

Figure 6.6 Resistive Shunt Feedback Wide-band LNA
Shunt feedback LNAs can provide reasonable gain and low noise performance
with little area overhead since they comprise few passive and active elements and
avoids area expensive inductive element. They find wide use in optical receivers.
However, shunt feedback LNA has the following drawbacks:
a) Poor high frequency performance
Performance of shunt feedback LNA degrades at high frequency due to
presence of low frequency output pole that occurs in typical LNA
applications. For example, a typical interface of LNA may comprise 1 pF of
load capacitance and may require 100 ohm output resistance for output
impedance match. As a result, output pole of such LNA is at approximately
1.6-GHZ degrading performance of the receiver, which is required to cover
entire UWB band of 3.1 GHZ to 10.6 GHZ.
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b) Poor Noise Figure and linearity
In resistive shunt feedback LNA, the feedback resistor tends to be high
(typically few hundred ohms) as it needs to match with source resistor
(typically 50 ohms) divided by the loop gain. The high feedback resistor
required for input matching degrades NF performance. Furthermore, shunt
feedback LNA in CMOS implementation requires large amount of power to
provide reasonable gain due to low gm of the MOS transistor. To meet
linearity requirement of UWB receiver, resistive shunt feedback LNA will
consume a significant amount of chip area.
2. Wide-band LNA with multiple LC sections:
Input matching circuit employs multiple LC section filter to provide input match
for a wide bandwidth of operation. This type of wide-band LNA can provide high
gain and low noise performance at the expense of large chip area. Fig. 6.7 below
illustrates a wide-band LNA with multiple LC section input match.

Figure 6.7 Wide-band LNA with multiple LC section input match and shunt peaking
load [23].
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3. Distributed LNA:
Distributed amplifier (DA) has excellent input and output impedance matching
characteristics for wide bandwidth. However, DA suffers from low noise
performance and high power consumption. Fig. 6.8 below illustrates a wide-band
DA.

Figure 6.8 Broadband distributed LNA [24].

6.2.3 MB-OFDM UWB Low Noise Amplifier Implementation
LNA design techniques presented above are not suitable for a low cost, low power
UWB receiver since they either consume large amount of power or require large die area.
Careful consideration of specifications and topologies are must for finding an optimum
solution. Power consumption and area overheads are the main criteria used to find the
topology. Taking into consideration of these parameters, design employs the single-ended
common gate (CG) LNA architecture, which provides broadband input matching while
consuming lower power and die area.
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Single ended CG structure provides antenna matching without the use of area
expensive balun (single ended to differential converter). However, it is prone to signal
corruption due to coupling of noise from substrate and crosstalk. Therefore, layout of the
CG is very important for elimination of performance degradation by substrate noise
coupling and crosstalk. Additionally, proposed CG structure employs a grounded
inductor at the input matching circuit to resonate out the parasitic capacitance of the
source terminal and protect circuit from high voltage ESD pulses by providing low
impedance path to ground. CG structure uses cascode stage to increase amplifier’s
stability and gain at high frequency. Additional guiding principles for good LNA
performance are:
1. Inductor used in input matching and load tank must account for quality factor and
DC current driving capabilities. Therefore, an accurate modeling of inductor in
high frequency design is essential.
2. Transistor layout must employ multi-finger gate layout to reduce gate resistance,
thereby reducing gate-induced noise. In addition, layout must include adequate
substrate contacts and guard rings to reduce effective back-gate resistance.
Figure 6.9 illustrates simplified schematic of the implemented LNA.
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Figure 6.9

Simplified schematic of implemented LNA

Input Matching:
Input matching network in most existing broadband CG amplifiers uses multistage passband network to increase the operation bandwidth. The drawbacks are increase
die area due to area intensive integrated inductors and NF degradation due to low quality
factor of the on-chip inductors. Proposed design takes the advantage of the feedback to
provide input match. Input impedance and transfer function of LNA are as follows:
Z in ( jω ) =

1
+ α .Z load ( jω )
gm
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(6.12)

T ( jω ) =

Z load ( jω )
Z in ( jω )

(6.13)

Where gm is the trans-conductance,

is the feedback factor and Z load ( jω ) is the

load impedance. Feedback factor provides additional flexibility in achieving input match,
which can be achieved by setting

1
+ α .Rt = Rs , where Rs and Rt are the source and
gm

load tank resistance respectively. Input matching circuit achieves S11 < -12 dB for all
tuning range as shown in Figure 6.10 below.

Figure 6.10 Simulated insertion loss of LNA
LNA Gain:
Since MB-OFDM is a frequency hopping system, LNA is not required to cover
the whole band. Instantaneous bandwidth of the LNA is only 528 MHz. As a result,
design incorporates tuning network at the load. Load tuning circuit employs bondwire
inductor for upper band since bond wire doesn’t require expensive die area and comes as
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free since it is used to connect to the package itself. However, load tuning circuit at lower
band employs on-chip inductor since large inductance is required at lower band. LNA
uses switchable shunt resistor to broaden the bandwidth of the amplifier.
The use of bondwire inductance makes tuning load sensitive to packaging and
process variation. Bondwire inductance usually varies ± 10% from packaging to
packaging due to variation of bondwire length. These variations would result in ±5%
variation of center frequency of tuned load. However, this frequency shift results in very
small drop in gain at the band edges as shown in Figure 6.11. This reduced susceptibility
to variations in bondwire length and on-chip capacitance is the result of the low Q of the
load tank. Furthermore, LNA achieves a minimum of 7 db attenuation of 802.11b/g and
Bluetooth jammers in 2.4 GHZ band and 5 GHZ UNII band.
LNA Gain Control, NF and Linearity:
Proposed LNA includes current steering at the cascode (M2C) to provide gain
control steps of 12 dB without disturbing input impedance match. The LNA exhibits a
peak gain of 19 dB and overall 3 dB bandwidth of more than 2.4 GHz. The simulated
noise figure of the LNA is lower than 4.6 dB in the whole frequency range and IIP 3 is 3.2 dBm. This LNA consumes 3 mA from a 1.2 V supply. Figure 6.12 below shows noise
figure, 1dB compression point and IIP3 of the LNA.
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a)

b)
Figure 6.11

LNA gain a) Lower Band b) Upper Band
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a)

b)
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c)
Figure 6.12 Simulated results of the LNA
6.3 RF Down-conversion Mixer
As mentioned in chapter three, MB-OFDM UWB architecture easily lends itself
to direct conversion because static and time-varying DC offsets can be easily removed
from MB-OFDM modulation where the subcarrier around DC is not used [5], and
because the wide bandwidth makes flicker noise less critical. However, direct-conversion
mixer for zero-IF receiver has to fulfill several requirements. First, it must provide certain
amount of gain to the receiver chain to suppress the noise contribution of the following
stages. Additionally, it is preferable to optimize the noise performance of the mixer, as
the low noise figure of the mixer reduces the gain requirements of the LNA. It is worth
pointing out that the overall linearity of the receiver can be improved if the gain of the
LNA can be reduced.
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Additionally, direct-conversion mixer has stringent IP2 and IP3 requirements.
Non-linearity of trans-conductor, switch, and RF-to-LO coupling degrade the IP2 and IP3
of the down-con-version mixer [32], [33]. The switching core, which does the actual
frequency translation, has to be highly symmetrical to avoid IP2 problems. Note that
there are two mechanisms that can contribute to the IP2. The first mechanism is the
creation of sum and difference frequencies that fall directly into the wanted RF signal
band; they are translated to baseband signals by the mixer in subsequent operation. The
second mechanism is the creation of difference frequency of closely spaced interferers or
modulation components of a single interferer. This inter modulation product can reach
the output port by RF-Output leakage in the switching core, without any frequency
translation. Symmetric design of the switching core can keep this leakage at a low level
improving IP2 of the mixer. In narrowband application, IP2 due to first mechanism is
negligible as pre-filter is employed prior to LNA to reduce interferer power. UWB
system with large bandwidth must need to address IP2 due to first mechanism making the
design more challenging. However, IP3 consideration predominate IP2 in mixer understage since even-order distortion components in its balanced output currents will
approximately cancel. Figure 6.13 illustrates architecture of quadrature single balanced
down conversion mixer implemented in this project.
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Figure 6.13 Single Balanced Mixer Schematic

The choice of single-balanced mixer instead of its double-balanced alternative is
due to the following reasons. First, double-balanced implementation requires power
consuming single-to-differential converter. Second, the double-balanced implementation
generates higher noise. However, one of the drawbacks of single-balanced mixer is the
presence of the local oscillator (LO) tone at the mixer output signal generated by the
modulation of the biasing current. Furthermore, simple architecture shown in Figure 6.13
suffers from limited linearity.
Linearity of the mixer is very critical, as the mixer needs to deal with the
amplified signals at the output of the LNA. To increase mixer linearity requirements, the
implemented mixer under-stage incorporates resistive degeneration to increase dynamic
range of the mixer. But, resistive degeneration negatively impacts noise figure. However,
overall impact of mixer’s resistive degeneration on NF is marginal as the gain stages
precede the mixer block.
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Furthermore, simple architecture shown in Figure 6.13 suffers from limited gain
at the high frequency as the parasitic capacitor at the source terminals of switching cores
limits the commutation bandwidth. A 2-nH inductor L1 is added to tune out this
capacitor, improving conversion gain, noise performance, and linearity. The gain boost is
important since switching pair contribution of noise figure is non-negligible at higher
frequency portion.
The proposed topology also incorporates current bleeding PMOS current source
to halve the bias current commutated by switching pairs, thereby allowing these
transistors to switch faster and hence inject less noise to the output [34]. Lower DC
current in the switching stage saves DC headroom at mixer output and allows the load
resistor to be doubled for a given a voltage headroom, raising conversion gain by 6dB.
Furthermore, current bleeding improves under-stage trans-conductor linearity and noise
performance by providing increased currents at the trans-conductor.
Layout of the mixer switching pairs plays an important role in IP2 performance,
conversion gain and NF performance. Higher LO amplitude has positive impact on mixer
gain and fast switching improves IP2 performance. However, it doesn’t eliminate
negative impact of mismatch in switching pairs on IP2 performance. To reduce secondorder inter-modulation products falling in the band of interest and improve IP2, switching
pairs incorporate layout with interleaving fingers to increase matching. Finally, mixer
implementation incorporates a low pass filter with corner frequency of 240 MHZ at the
output providing substantial attenuation of LO tones. The completed schematic of the
mixer is shown in Figure 6.14.
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Figure 6.14 Complete Mixer Schematic

Mixer Conversion Gain:
The mixer RF stage employs a trans-conductor M1 to convert the voltage-mode
RF input signal to a current:
id (t ) = G m vin sin(ω in t )

(6.14)

where, Gm is the trans-conductance of the RF input transistor M1. This current-mode RF
signal feeds through the current switching pairs M2-M3 driven by the LO signal, which
can be expressed as multiplication with square signal:
iout (t ) = id (t ) square(ω LO t )

(6.15)

This multiplication of RF signal with square function performs the frequency translation.
For example, LO signal can be written as a Fourier series:
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square(ω LO t ) =

4

π

sin(ω LO t ) +

4
4
sin(3ω LO t ) +
sin(5ω LO t ) + . . .
3π
5π

(6.16)

As a result, the output signal can be expressed as:

square(ω LO t ) sin(ω in t ) =

14
14
cos[(ω in + ω LO )t ]. . . (6.17)
cos[(ω in − ω LO )t ] +
2π
2π

where, for down-conversion operation, the first term is the desired signal and all other
frequency components should be attenuated by the filter. This current-mode IF signal is
then converted to the voltage at the output stage. The mixer voltage conversion gain is as
follows [25]:

Av =

2

π

G m RL

(6.18)

where

Gm =

1

(6.19)

1
Rs +
gm

and gm is the trans-conductance of V-I stage saturated transistor (M1).

g m = µ n C ox
gm =

W
(V gs − VT )
L

2I D
(V gs − VT )

(6.20)

(6.21)

Therefore, increasing the width (W) of the transistor, while keeping length (L) at
minimum, increases the gain. Higher overdrive voltage also increases the gain.
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Mixer Input referred third order intercept (IIP3):
The linearity of the mixer trans-conductance stage is crucial to the overall
performance of the mixer. A MOS transistor can be modeled with [26]

i DS =

2
K W (V gs − VT )
2 L 1 + θ (V gs − VT )

(6.22)

where θ captures the effect of effect of short channel. The IIP3 of a down-conversion
mixer can be approximated as [27]

v IIP 3 =

4

Veff (2 + θVeff )

3

θ

(1 + θV ) ≈ 4
eff

2 Veff
3 θ

(6.23)

where, Veff = VGS0 - VT , VGS0 is the DC bias voltage at the gates of M1 and the
approximation holds if µVeff << 1 [30]. The above equation shows that
the IIP3 of mixer scales up by increasing the Veff . Furthermore, the long channel length
of input transistors improves the linearity, since µ is inversely proportional to the channel
length. As the Veff of the input transistors M1 defines the IIP3, the dimensions of the input
transistors determine the trans-conductance of the input stage and the bias current as
shown in the equation below:

gm =

2I
K W (2 + θVeff )Veff
≈ DS
2
2 L (1 + θVeff )
Veff

(6.24)

Mixer Noise Figure (NF):
Down-conversion mixer aliases both the desired signal and the image signal at the
output. Single sideband (SSB) or double sideband (DSB) noise factor defines output
noise if the mixer converts signal from both upper and lower bands. In heterodyne
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receiver, which converts only one of the input RF sidebands to the IF frequency and
rejects signal at the image band, the SSB noise factor is applicable. However, in a direct
conversion receiver, mixer converts signals at both upper and lower bands to IF
frequency. Therefore, DSB noise is applicable to direct conversion receivers.
As mentioned above, current bleeding at input trans-conductor is used to decouple
the mixer gain from the supply voltage, and to reduce the bias current of the switches
(ISW) lowering the flicker noise at the output. The noise factor of the mixer with current
bleeding can be approximated as [28] [29]:

FDSB =

π2
8

1+

γn
g m Rs

+

2γ n I DS
g m R s πALO
2

+

1
2

g m R L Rs

+

γ p g mp
2

g m Rs

(6.25)

where the last term denotes the channel thermal noise of bleeding transistor MP
2

id = 4kTγ p g mp ∆f , and

n

and

p

are the channel current noise factors of NMOS and

PMOS transistors, respectively. As seen from above, the bleeding current source
contributes white noise but it enables higher gain and lower noise figure without
degrading the linearity.
Mixer Simulation
In order to achieve good accuracy, the inductor structures were simulated in
electromagnetic simulator and then extracted S-parameters based files were used to
model the inductors. The simulated performance of the mixer is presented in Figure 6.15.
The mixer exhibits the conversion gain of 11.9 dB and noise figure of less than 15 dB in
the frequency range of 4 - 250 MHz while consuming 2.5 mA from a 1.2 V supply.
Noise figure of the mixer rises at frequency below 4 MHZ. However, this NF degradation
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is not an issue in MB-OFDM UWB systems since MB-OFDM UWB systems doesn’t
carry information in the 0th subcarrier (4 MHZ).

Figure 6.15 Mixer noise figure

Mixer reaches the 1 dB CP at the input power of -4.4 dBm and the IP3 at the input
power of 3.3 dBm.
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a)

b)
Figure 6.16 Linearity of the mixer a) 1dB compression, b) IP3
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6.4 Channel Select Filter
Channel-select filter used is a fourth-order Chebyshev type with a nominal
frequency of 264 MHz since zero-IF architecture used reduces nominal bandwidth of I
and Q channels to 264 MHz. The filter must suppress large out-of-band interferer signals,
which receive only a limited attenuation from any pre-filter placed prior to the LNA.
Power levels of the interferer can be more than 50 dB higher than the sensitivity level of
the wanted signal. Therefore, linearity of the filter must be maximized. The channel
select filter consists of two cascaded stages, each of which is a Sallen–Key structure as
shown in Fig. 6.17.

Figure 6.17 Filter first stage

It employs an op-amp in an arrangement of voltage-controlled voltage source with
gain G. The filter employs amplifiers of unity gain amplifier with source follower to meet
the slew requirement. Thus, the filter experiences 1-dB attenuation in the passband.
However, filter has the maximum linearity performance.
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The transfer function of the circuit is as follows [35]
G
V
C1C 2 R1 R2
H ( s) = o =
1
1
1− G
1
Vi
s2 + (
+
+
)s +
R1C1 R2 C1 R2 C1
C1C 2 R1 R2

(6.26)

To realize the second-order lowpass function,

F (s) =

K
s + βs + γ

(6.27)

2

it is necessary to match the coefficients of the same powers which lead to the following
relationships:
1
1
1− G
+
+
=β
R1C1 R2 C1 R2 C1

(6.28)

1
=γ
C1C 2 R1 R2

(6.29)

G
=K
C1C 2 R1 R2

(6.30)

From the equation above, component values can be easily set. In addition,
interfacing of the mixer and filter requires careful attention. With mixer gain of 10 dB,
the LNA and mixer cascade tends to experience compression at the output of the mixer.
To eliminate this bottleneck at the mixer output, filter provides a low impedance path
reducing voltage swings at the outputs (X and Y – Figure 6.18) by 3 dB. This moves the
compression bottleneck to the input of the mixer.
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Figure 6.18 Mixer and filter interface

Figure 6.19 below shows simulated transfer characteristic and noise figure.

6.5 Programmable Gain Amplifier (PGA)
Like baseband filter, PGA in a UWB receiver is also wideband by usual standards.
However, the linearity of the PGA is relaxed substantially as the preceding filter
attenuates out-of-band signals. PGA linearity need only be large enough to handle the
dynamic range of an OFDM waveform. PGA input is ac coupled to the preceding filter,
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Figure 6.19 Filter gain and noise figure

Noise Figure (NF)
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Filter Noise Figure

2.51E+07

NF

which forms a high pass cut-off frequency of 5 KHZ. This removes the DC offset
resulting from mismatches in differential signal path in the preceding mixer and filter.
However, dynamic offset that appears as fixed pattern noise at the repetition rate of the
hopping pattern passes through and must be dealt with by other means.
Figure 6.20 illustrates block diagram of variable gain stages of the receiver. To
cover entire gain range required in this stage, gain is distributed between the first two
stages, each with programmable gain from 6 dB to 15 dB. The third stage provides a
fixed gain of 9 dB.

Figure 6.20 Block diagram of baseband gain stage

Figure 6.21 illustrates typical programmable gain amplifier used in first two
stages of baseband gain stage.
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Figure 6.21 Schematic of PGA
PGA circuit employs variable source degeneration resistors with fixed resistive
load to provide variable gain. A major advantage of this architecture is that the amplifier
can deliver both gain and attenuation. This can be easily accomplished by changing the
ratio of load and degeneration resistors. Another advantage of this architecture is that
gain variation by degeneration resistors doesn’t alter the bandwidth of the amplifier. As
shown in the schematic, input differential pair translates input voltage to current, which is
converted to differential output voltage by RL. Relationship between the generated
current and input voltage is as follows:
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iac =

vin

(6.31)

2
RL +
gm

The variable source degeneration resistor is implemented as a set of three resistors
with CMOS switches which are controlled by inputs S0-S2. The degeneration resistors
are switched to change the overall trans-conductance of the input stage providing the
coarse gain tuning (3 dB/step). With the load resistor of 1k
of 100 , 190

and 290

and degeneration resistors

, gain steps are 15.6, 12, 9 and 6 dB.

The circuit draws 1.0 mA. A source follower buffers the output of the VGA to
drive the output pads. The simulated frequency response and corresponding noise figure
of the amplifier for all gain settings are presented in Figure 6.22.

6.6 Chip Layout
Proper layout of the chip plays an important role on the performance of the RF
circuits. Furthermore, use of single ended amplifier at the input requires careful attention
to noise coupling. In order to maximize performance of the receiver the following issues
are considered regarding the floor planning and routing of the interconnections:
1. Utilize top thick metal layer for the routing of sensitive signal to reduce parasitic
capacitance to ground and reduces wire resistance.
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a)

PGA Noise Figure
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2. Minimize interconnection length between different building blocks to minimize
noise coupling.
3. Provided large on-chip capacitors between the DC lines and ground to minimize
supply noise feed-through.
4. Provide multiple ground pads around the die and large on-chip ground plane to
ensure low impedance homogenous chip ground.
5. Reduce inductive coupling of bondwires by placing them perpendicularly
Figure 6.23 illustrates the layout of the chip and its bondwire positions. The chip
occupies the area of 1000 um x 1000 um.
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Figure 6.23 Layout of UWB receiver
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CHAPTER 7
CONCLUSION
Ultra Wideband radio is a promising communication system topology with wide
potential application in low cost wireless receiver. Unlike narrow-band wireless system,
Ultra Wideband wireless system uses short time domain impulses to communicate
information. The use of large bandwidth short time domain pulses allows UWB system to
have low transmission power when communication distance is short. Low transmitted
power allows UWB system to coexist with other existing wireless band users. Low
transmit power also reduces cost of the wireless systems. However, UWB system
requires novel design techniques since most existing circuit techniques and architectures
target narrow-band system. Existing design techniques, if applied to UWB system design,
can lead to either a heavily overdesigned receiver, which consumes too much power and
die area, or an under-designed receiver, which fails to function properly in dense
interference environment.
This thesis focuses on the design of robust MB-OFDM UWB receiver using low
cost CMOS technology. A comprehensive analysis of receiver architecture is performed
to find optimal system for low cost receiver implementation. UWB system operates in a
crowded part of the spectrum. Signal belonging to other standards are potentially
dangerous interferers. System design must be robust against these interferers. Our UWB
system design considered the negative impacts of the following interferers:
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1. Narrow in-band interferers in a UWB band such as 802.11a
1. Narrow out-of-band interferers such as Bluetooth, 802.11b/g
2. Multiple UWB interferers.
Careful considerations of these interferers lead to accurate specification IP3 and IP2
requirements of the receiver that can coexist in a hostile environment. High IP3 and IP2
requirements for UWB receiver are very challenging since design tends to be power
hungry and area consuming. However, successful integration of UWB systems into
consumer electronics requires UWB design to be both inexpensive and power efficient.
Considering ease of integration and lower implementation cost, direct conversion
architecture is chosen. This eliminates the need for area expensive image reject filter and
second oscillator circuit. However, direct conversion architecture suffers from time
varying DC offset that needs to be dealt with in the baseband. Exhaustive simulation of
the architecture is performed to define specifications of the system components. To
further reduce system cost, low cost CMOS process is chosen and bond wire inductors
are used extensively. Use of bond wire inductance requires design to be robust against
large variation of the inductance. The variations of bond-wire length and on-chip
capacitor can alter tuning frequency by +/- 15%. This issue is addressed by the use of onchip tunable capacitors.
The biggest challenges in a MB-OFDM UWB receiver component design is the
design of the LNA at front-end. Most designs presented in the literature consume either
large die area (using multiple LC sections) or large amount of power (resistive LNAs).
This thesis presents a novel UWB LNA design approach that exploits the time-frequency
interleaving of MB-OFDM systems to dynamically tune the center frequency of the LNA.
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Proposed LNA design avoids the use of on-chip inductors for higher bands and uses
capacitive feedback for broadband input matching.
The MB-OFDM UWB receiver is designed in 0.13 m CMOS process. The
receiver limits the use of area expensive inductors and any other specialized RF process,
making it suitable for integration with baseband chip. The receiver integrates all building
blocks including a variable-gain wideband LNA, a mixer for RF down conversion, low
power channel select filter and programmable gain amplifier. The receiver meets all the
specifications for a MB-OFDM UWB system covering the first nine frequency bands.
The receiver consumes 240-mW from a 1.2V power supply while consuming 1 mm2 of
die area.
The research presented in this paper demonstrates RF front end of the UWB
systems. When RF systems are integrated to the digital baseband systems, a lot of issues
do arise. For example, substrate noise from baseband system can significantly degrade
performance of RF front-end. This issue is more challenging to wideband systems.
Integration of RF circuits with digital circuits needs to be studied in more detail.
Successful integration of UWB antenna will require reduction of antenna size,
which presently consumes large area. Antenna size reduction techniques should be
further investigated. Furthermore, impact of smaller antenna on the overall performance
of the UWB systems needs to be investigated.
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